59 lines
1.4 KiB
Plaintext
59 lines
1.4 KiB
Plaintext
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007-2009 coresystems GmbH
|
|
* Copyright (C) 2015 Google Inc.
|
|
* Copyright (C) 2015 Intel Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <arch/acpi.h>
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x02, // DSDT revision: ACPI v2.0 and up
|
|
OEM_ID,
|
|
ACPI_TABLE_CREATOR,
|
|
0x20110725 // OEM revision
|
|
)
|
|
{
|
|
// Some generic macros
|
|
#include <soc/intel/cannonlake/acpi/platform.asl>
|
|
|
|
// global NVS and variables
|
|
#include <soc/intel/common/block/acpi/acpi/globalnvs.asl>
|
|
|
|
// CPU
|
|
#include <cpu/intel/common/acpi/cpu.asl>
|
|
|
|
Scope (\_SB) {
|
|
Device (PCI0)
|
|
{
|
|
#include <soc/intel/cannonlake/acpi/northbridge.asl>
|
|
#include <soc/intel/cannonlake/acpi/southbridge.asl>
|
|
}
|
|
}
|
|
|
|
// Chipset specific sleep states
|
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
|
|
|
Scope (\_SB.PCI0.LPCB) {
|
|
// PS/2 bus
|
|
#include <drivers/pc80/pc/ps2_controller.asl>
|
|
|
|
// Embedded controller
|
|
#include "acpi/ec.asl"
|
|
}
|
|
|
|
// Mainboard specific
|
|
#include "acpi/mainboard.asl"
|
|
}
|