5672dcd58c
On Apollo Lake SPI flash is memory mapped. The mapping is different to previous platforms. Only "BIOS" region is mapped in contrast to whole flash. Also, the 128 KiB right below 4 GiB are being decoded by readonly SRAM. Fail accesses to those regions, rather than returning false data. Change-Id: Iac3fa74cd221a5a46ceb34c2a79470290bcc2d84 Signed-off-by: Andrey Petrov <andrey.petrov@intel.com> Reviewed-on: https://review.coreboot.org/13706 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
30 lines
434 B
Plaintext
30 lines
434 B
Plaintext
if BOARD_INTEL_APOLLOLAKE_RVP1 || BOARD_INTEL_APOLLOLAKE_RVP2
|
|
|
|
config BOARD_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select SOC_INTEL_APOLLOLAKE
|
|
select BOARD_ROMSIZE_KB_8192
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default intel/apollolake_rvp
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Apollolake RVP"
|
|
|
|
config MAINBOARD_VENDOR
|
|
string
|
|
default "Intel"
|
|
|
|
config IFD_BIOS_END
|
|
hex
|
|
default 0x6FF000
|
|
|
|
config IFD_BIOS_START
|
|
hex
|
|
default 0x1000
|
|
|
|
|
|
endif
|