601197c768
... and fix them in the process. The Kconfig help text seems to be a slightly better place for such documentation than a comment in Kconfig. Change-Id: I4114e17ad9c486a9de059040b0e2821540c31aad Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-on: https://review.coreboot.org/23708 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
41 lines
991 B
Plaintext
41 lines
991 B
Plaintext
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2014 Google Inc.
|
|
##
|
|
## This software is licensed under the terms of the GNU General Public
|
|
## License version 2, as published by the Free Software Foundation, and
|
|
## may be copied, distributed, and modified under those terms.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
|
|
if BOARD_EMULATION_SPIKE_UCB_RISCV
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select SOC_UCB_RISCV
|
|
select BOARD_ROMSIZE_KB_4096
|
|
select DRIVERS_UART_8250MEM
|
|
select BOOT_DEVICE_NOT_SPI_FLASH
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default emulation/spike-riscv
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "SPIKE RISCV"
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 1
|
|
|
|
config MAINBOARD_VENDOR
|
|
string
|
|
default "UCB"
|
|
|
|
endif # BOARD_EMULATION_SPIKE_UCB_RISCV
|