60c619f6a3
Similar to CB:43313 (SHA bb50c67227), it seems possible for the same
problem to come up on jasperlake. Again, it should be harmless to
configure the TCO device earlier in the boot flow.
Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Change-Id: If95e46124660b4ed457434f727c9f9f7b02b0327
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43539
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
33 lines
713 B
C
33 lines
713 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <bootblock_common.h>
|
|
#include <intelblocks/systemagent.h>
|
|
#include <intelblocks/tco.h>
|
|
#include <intelblocks/uart.h>
|
|
#include <soc/bootblock.h>
|
|
|
|
asmlinkage void bootblock_c_entry(uint64_t base_timestamp)
|
|
{
|
|
/* Call lib/bootblock.c main */
|
|
bootblock_main_with_basetime(base_timestamp);
|
|
}
|
|
|
|
void bootblock_soc_early_init(void)
|
|
{
|
|
bootblock_systemagent_early_init();
|
|
bootblock_pch_early_init();
|
|
bootblock_cpu_init();
|
|
pch_early_iorange_init();
|
|
if (CONFIG(INTEL_LPSS_UART_FOR_CONSOLE))
|
|
uart_bootblock_init();
|
|
}
|
|
|
|
void bootblock_soc_init(void)
|
|
{
|
|
report_platform_info();
|
|
pch_init();
|
|
|
|
/* Programming TCO_BASE_ADDRESS and TCO Timer Halt */
|
|
tco_configure();
|
|
}
|