631c8a2690
Merlin Falcon's FCH has GPIO, UART and I2C. All of them are controlled by registers mapped at MMIO space. This ASL code is used for Windows drivers. TEST: 1. Boot Windows 8 or Windows 10. 2. Install AMD Catalyst driver. 3. AMD FPIO, UART and I2C can be found in device manager. 4. I2C passed Multi Interface Test Tool (MITT) test. Change-Id: I7ffe3fe0046d9a078cc38176c29a8e334646a5a3 Signed-off-by: WANG Siyuan <wangsiyuanbuaa@gmail.com> Signed-off-by: WANG Siyuan <SiYuan.Wang@amd.com> Signed-off-by: Zheng Bao <fishbaozi@gmail.com> Reviewed-on: http://review.coreboot.org/11750 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins)
84 lines
2.4 KiB
Plaintext
84 lines
2.4 KiB
Plaintext
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2015 Advanced Micro Devices, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
/* DefinitionBlock Statement */
|
|
DefinitionBlock (
|
|
"DSDT.AML", /* Output filename */
|
|
"DSDT", /* Signature */
|
|
0x02, /* DSDT Revision, needs to be 2 for 64bit */
|
|
"AMD ", /* OEMID */
|
|
"COREBOOT", /* TABLE ID */
|
|
0x00010001 /* OEM Revision */
|
|
)
|
|
{ /* Start of ASL file */
|
|
/* #include <arch/x86/acpi/debug.asl> */ /* Include global debug methods if needed */
|
|
|
|
/* Globals for the platform */
|
|
#include "acpi/mainboard.asl"
|
|
|
|
/* Describe the USB Overcurrent pins */
|
|
#include "acpi/usb_oc.asl"
|
|
|
|
/* PCI IRQ mapping for the Southbridge */
|
|
#include <southbridge/amd/pi/hudson/acpi/pcie.asl>
|
|
|
|
/* Describe the processor tree (\_PR) */
|
|
#include <cpu/amd/pi/00660F01/acpi/cpu.asl>
|
|
|
|
/* Contains the supported sleep states for this chipset */
|
|
#include <southbridge/amd/pi/hudson/acpi/sleepstates.asl>
|
|
|
|
/* Contains the Sleep methods (WAK, PTS, GTS, etc.) */
|
|
#include "acpi/sleep.asl"
|
|
|
|
/* System Bus */
|
|
Scope(\_SB) { /* Start \_SB scope */
|
|
/* global utility methods expected within the \_SB scope */
|
|
#include <arch/x86/acpi/globutil.asl>
|
|
|
|
/* Describe IRQ Routing mapping for this platform (within the \_SB scope) */
|
|
#include "acpi/routing.asl"
|
|
|
|
Device(PWRB) {
|
|
Name(_HID, EISAID("PNP0C0C"))
|
|
Name(_UID, 0xAA)
|
|
Name(_PRW, Package () {3, 0x04})
|
|
Name(_STA, 0x0B)
|
|
}
|
|
|
|
Device(PCI0) {
|
|
/* Describe the AMD Northbridge */
|
|
#include <northbridge/amd/pi/00660F01/acpi/northbridge.asl>
|
|
|
|
/* Describe the AMD Fusion Controller Hub Southbridge */
|
|
#include <southbridge/amd/pi/hudson/acpi/fch.asl>
|
|
}
|
|
|
|
/* Describe PCI INT[A-H] for the Southbridge */
|
|
#include <southbridge/amd/pi/hudson/acpi/pci_int.asl>
|
|
|
|
/* Describe the devices in the Southbridge */
|
|
#include "acpi/carrizo_fch.asl"
|
|
|
|
} /* End \_SB scope */
|
|
|
|
/* Describe SMBUS for the Southbridge */
|
|
#include <southbridge/amd/pi/hudson/acpi/smbus.asl>
|
|
|
|
/* Define the General Purpose Events for the platform */
|
|
#include "acpi/gpe.asl"
|
|
}
|
|
/* End of ASL file */
|