aa3dd5d5db
Change-Id: I3bb5dc23885af8c992456ee5e4bd374cd4b813bf Signed-off-by: Alexander Couzens <lynxis@fe80.eu> Reviewed-on: http://review.coreboot.org/8049 Reviewed-by: Philipp Deppenwiese <zaolin@das-labor.org> Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
69 lines
1.9 KiB
Groff
69 lines
1.9 KiB
Groff
.TH INTELTOOL 8 "May 14, 2008"
|
|
.SH NAME
|
|
inteltool \- a tool for dumping Intel(R) CPU / chipset configuration parameters
|
|
.SH SYNOPSIS
|
|
.B inteltool \fR[\fB\-vh?grpmedPMa\fR]
|
|
.SH DESCRIPTION
|
|
.B inteltool
|
|
is a handy little tool for dumping the configuration space of Intel(R)
|
|
CPUs, northbridges and southbridges.
|
|
.sp
|
|
This tool has been developed for the coreboot project (see
|
|
.B http://coreboot.org
|
|
for details on coreboot).
|
|
.SH OPTIONS
|
|
.TP
|
|
.B "\-h, \-\-help"
|
|
Show a help text and exit.
|
|
.TP
|
|
.B "\-v, \-\-version"
|
|
Show version information and exit.
|
|
.TP
|
|
.B "\-a, \-\-all"
|
|
Dump all known I/O Controller Hub (ICH) southbridge, Intel(R) northbridge
|
|
and Intel(R) Core CPU MSRs.
|
|
.TP
|
|
.B "\-g, \-\-gpio"
|
|
Dump I/O Controller Hub (ICH) southbridge GPIO registers.
|
|
.TP
|
|
.B "\-r, \-\-rcba"
|
|
Dump I/O Controller Hub (ICH) southbridge RCBA registers.
|
|
.TP
|
|
.B "\-s, \-\-spi"
|
|
Dump I/O Controller Hub (ICH) southbridge SPI registers and bios control.
|
|
.TP
|
|
.B "\-p, \-\-pmbase"
|
|
Dump I/O Controller Hub (ICH) southbridge PMBASE registers.
|
|
.TP
|
|
.B "\-m, \-\-mchbar"
|
|
Dump Intel(R) northbridge MCHBAR registers.
|
|
.TP
|
|
.B "\-e, \-\-epbar"
|
|
Dump Intel(R) northbridge EPBAR registers.
|
|
.TP
|
|
.B "\-d, \-\-dmibar"
|
|
Dump Intel(R) northbridge DMIBAR registers.
|
|
.TP
|
|
.B "\-P, \-\-pciexbar"
|
|
Dump Intel(R) northbridge PCIEXBAR registers.
|
|
.TP
|
|
.B "\-M, \-\-msrs"
|
|
Dump Intel(R) CPU MSRs.
|
|
.SH BUGS
|
|
Please report any bugs on the coreboot mailing list
|
|
.RB "(" http://coreboot.org/Mailinglist ")."
|
|
.SH LICENCE
|
|
.B inteltool
|
|
is covered by the GNU General Public License (GPL), version 2.
|
|
.SH COPYRIGHT
|
|
Copyright (C) 2008 coresystems GmbH
|
|
.SH AUTHORS
|
|
Stefan Reinauer <stepan@coresystems.de>
|
|
.PP
|
|
This manual page was written by Stefan Reinauer <stepan@coresystems.de>.
|
|
It is licensed under the terms of the GNU GPL (version 2).
|
|
.sp
|
|
Intel(R) is a registered trademark of Intel Corporation. Other product
|
|
and/or company names mentioned herein may be trademarks or registered
|
|
trademarks of their respective owners.
|