6dcbe7f540
now all have the same parameter order. action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(TOP)/src -I. -nostdinc -nostdlib -fno-builtin -Wall -Os -c -S $(MAINBOARD)/$(CACHE_AS_RAM_AUTO_C) -o $@" The idea behind this parameter order is: - *FLAGS at the beginning. - Use a common set of *FLAGS. - Include files and directories listed afterwards. - nostdinc, nostdlib, no-builtin tell the compiler this is standalone code. - Warnings. They do not influence source or compilation. - Compilation strategy (small) and output mode (asm or binary). - File to be compiled. - Output name. - $(DEBUG_CFLAGS) and -S are only used for asm output. Other changes in this patch: - src/supermicro/h8dme/Config.lb now uses $DEBUG_CFLAGS instead of hardcoding the respective flags. - $DEBUG_CFLAGS was added to asm outputting $CC calls: supermicro/h8dme/Config.lb lippert/roadrunner-lx/Config.lb - $DISTRO_CFLAGS was added to some $CC calls in: iwill/dk8_htx/Config.lb (CAR AP code) supermicro/h8dmr/Config.lb (CAR AP code) supermicro/h8dme/Config.lb (CAR AP code) gigabyte/m57sli/Config.lb (CAR AP code) gigabyte/ga_2761gxdk/Config.lb (CAR AP code) amd/serengeti_cheetah_fam10/Config.lb (everywhere) msi/ms7135/Config.lb (everywhere) nvidia/l1_2pvv/Config.lb (CAR AP code) -$CFLAGS was added to all $CC calls in: amd/db800/Config.lb amd/dbm690t/Config.lb amd/norwich/Config.lb amd/pistachio/Config.lb amd/serengeti_cheetah/Config.lb amd/serengeti_cheetah_fam10/Config.lb arima/hdama/Config.lb artecgroup/dbe61/Config.lb asus/a8n_e/Config.lb asus/a8v-e_se/Config.lb asus/m2v-mx_se/Config.lb broadcom/blast/Config.lb digitallogic/msm800sev/Config.lb gigabyte/ga_2761gxdk/Config.lb gigabyte/m57sli/Config.lb ibm/e325/Config.lb ibm/e326/Config.lb iei/pcisa-lx-800-r10/Config.lb iwill/dk8_htx/Config.lb iwill/dk8s2/Config.lb iwill/dk8x/Config.lb kontron/986lcd-m/Config.lb lippert/roadrunner-lx/Config.lb lippert/spacerunner-lx/Config.lb msi/ms7135/Config.lb msi/ms7260/Config.lb msi/ms9185/Config.lb msi/ms9282/Config.lb newisys/khepri/Config.lb nvidia/l1_2pvv/Config.lb pcengines/alix1c/Config.lb sunw/ultra40/Config.lb supermicro/h8dme/Config.lb supermicro/h8dmr/Config.lb technexion/tim8690/Config.lb tyan/s2735/Config.lb tyan/s2850/Config.lb tyan/s2875/Config.lb tyan/s2880/Config.lb tyan/s2881/Config.lb tyan/s2882/Config.lb tyan/s2885/Config.lb tyan/s2891/Config.lb tyan/s2892/Config.lb tyan/s2895/Config.lb tyan/s2912/Config.lb tyan/s2912_fam10/Config.lb tyan/s4880/Config.lb tyan/s4882/Config.lb - Use $@ wherever appropriate. - Kill that evil CACHE_AS_RAM_AUTO_C variable. - Trailing whitespace fixups on lines which were touched anyway. We now only have 6 remaining different calls to $CC whereas before there were 20. If I am allowed to rename src/mainboard/kontron/986lcd-m/auto.c to src/mainboard/kontron/986lcd-m/cache_as_ram_auto.c, we're down to 4 different calls. If we can decide on the use of $CPU_OPT, we are down to 3 different calls. One additional point I'd like to clear up: if ASSEMBLER_DEBUG makedefine DEBUG_CFLAGS := -g -dA -fverbose-asm end "-dA -fverbose-asm" is only useful for asm output. For these flags, DEBUG_CFLAGS is a total misnomer. What about calling them DEBUG_ASMCFLAGS or somesuch? "-g" should be controllable by a separate switch. It is useful even for object code. The following targets are broken by this patch because they contain implicit declarations, but the error did not trigger due to missing CFLAGS: amd/serengeti_cheetah asus/a8v-e_se asus/m2v-mx_se digitallogic/msm800sev pcengines/alix1c supermicro/h8dme supermicro/h8dmr Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4097 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
231 lines
6.7 KiB
Plaintext
231 lines
6.7 KiB
Plaintext
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2008 LiPPERT Embedded Computers GmbH
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; either version 2 of the License, or
|
|
## (at your option) any later version.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
|
|
## Based on Config.lb from AMD's DB800 and DBM690T mainboards.
|
|
|
|
##
|
|
## Compute the location and size of where this firmware image
|
|
## (coreboot plus bootloader) will live in the boot rom chip.
|
|
##
|
|
if USE_FALLBACK_IMAGE
|
|
default ROM_SECTION_SIZE = FALLBACK_SIZE
|
|
default ROM_SECTION_OFFSET = (ROM_SIZE - FALLBACK_SIZE)
|
|
else
|
|
default ROM_SECTION_SIZE = (ROM_SIZE - FALLBACK_SIZE)
|
|
default ROM_SECTION_OFFSET = 0
|
|
end
|
|
|
|
##
|
|
## Compute the start location and size size of
|
|
## The coreboot bootloader.
|
|
##
|
|
|
|
default CONFIG_ROM_PAYLOAD_START = (0xffffffff - ROM_SIZE + ROM_SECTION_OFFSET + 1)
|
|
default PAYLOAD_SIZE = (ROM_SECTION_SIZE - ROM_IMAGE_SIZE)
|
|
|
|
##
|
|
## Compute where this copy of coreboot will start in the boot rom
|
|
##
|
|
default _ROMBASE = (CONFIG_ROM_PAYLOAD_START + PAYLOAD_SIZE)
|
|
|
|
##
|
|
## Compute a range of ROM that can cached to speed up coreboot,
|
|
## execution speed.
|
|
##
|
|
## XIP_ROM_SIZE must be a power of 2.
|
|
## XIP_ROM_BASE must be a multiple of XIP_ROM_SIZE
|
|
##
|
|
default XIP_ROM_SIZE = 64 * 1024
|
|
default XIP_ROM_BASE = (_ROMBASE + ROM_IMAGE_SIZE - XIP_ROM_SIZE)
|
|
|
|
|
|
##
|
|
## Set all of the defaults for an x86 architecture
|
|
##
|
|
|
|
arch i386 end
|
|
|
|
##
|
|
## Build the objects we have code for in this directory.
|
|
##
|
|
|
|
driver mainboard.o
|
|
|
|
if HAVE_PIRQ_TABLE
|
|
object irq_tables.o
|
|
end
|
|
|
|
# compile cache_as_ram.c to auto.inc
|
|
makerule ./cache_as_ram_auto.inc
|
|
depends "$(MAINBOARD)/cache_as_ram_auto.c"
|
|
action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(TOP)/src -I. -nostdinc -nostdlib -fno-builtin -Wall -Os -c -S $(MAINBOARD)/cache_as_ram_auto.c -o $@"
|
|
action "perl -e 's/.rodata/.rom.data/g' -pi $@"
|
|
action "perl -e 's/.text/.section .rom.text/g' -pi $@"
|
|
end
|
|
|
|
##
|
|
## Build our 16 bit and 32 bit coreboot entry code
|
|
##
|
|
mainboardinit cpu/x86/16bit/entry16.inc
|
|
mainboardinit cpu/x86/32bit/entry32.inc
|
|
ldscript /cpu/x86/16bit/entry16.lds
|
|
ldscript /cpu/x86/32bit/entry32.lds
|
|
|
|
##
|
|
## Build our reset vector (This is where coreboot is entered)
|
|
##
|
|
if USE_FALLBACK_IMAGE
|
|
mainboardinit cpu/x86/16bit/reset16.inc
|
|
ldscript /cpu/x86/16bit/reset16.lds
|
|
else
|
|
mainboardinit cpu/x86/32bit/reset32.inc
|
|
ldscript /cpu/x86/32bit/reset32.lds
|
|
end
|
|
|
|
### Should this be in the northbridge code?
|
|
#not in serengeti_cheetah mainboardinit arch/i386/lib/cpu_reset.inc
|
|
|
|
##
|
|
## Include an id string (For safe flashing)
|
|
##
|
|
mainboardinit arch/i386/lib/id.inc
|
|
ldscript /arch/i386/lib/id.lds
|
|
|
|
###
|
|
### This is the early phase of coreboot startup
|
|
### Things are delicate and we test to see if we should
|
|
### failover to another image.
|
|
###
|
|
if USE_FALLBACK_IMAGE
|
|
ldscript /arch/i386/lib/failover.lds
|
|
# mainboardinit ./failover.inc
|
|
end
|
|
|
|
###
|
|
### O.k. We aren't just an intermediary anymore!
|
|
###
|
|
|
|
##
|
|
## Setup RAM
|
|
##
|
|
mainboardinit cpu/x86/fpu/enable_fpu.inc
|
|
|
|
mainboardinit cpu/amd/model_lx/cache_as_ram.inc
|
|
mainboardinit ./cache_as_ram_auto.inc
|
|
|
|
##
|
|
## Include the secondary configuration files
|
|
##
|
|
dir /pc80
|
|
config chip.h
|
|
|
|
# Bit1 switches Com1 to RS485, bit2 same for Com2, bit5 turns off Live LED.
|
|
register "sio_gp1x_config" = "0x20"
|
|
|
|
chip northbridge/amd/lx
|
|
device pci_domain 0 on
|
|
device pci 1.0 on end # Northbridge
|
|
device pci 1.1 on end # Graphics
|
|
device pci 1.2 on end # AES
|
|
chip southbridge/amd/cs5536 # Southbridge
|
|
# IRQ 12 and 1 unmasked, keyboard and mouse IRQs. OK
|
|
# SIRQ Mode = Active(Quiet) mode. Save power...
|
|
# Invert mask = IRQ 12 and 1 are active high. Keyboard and mouse,
|
|
# UARTs, etc IRQs. OK
|
|
register "lpc_serirq_enable" = "0x000012DA" # 00010010 11011010
|
|
register "lpc_serirq_polarity" = "0x0000ED25" # inverse of above
|
|
register "lpc_serirq_mode" = "1"
|
|
register "enable_gpio_int_route" = "0x0D0C0700"
|
|
register "enable_ide_nand_flash" = "0" # 0:ide mode, 1:flash
|
|
register "enable_USBP4_device" = "0" # 0: host, 1:device
|
|
register "enable_USBP4_overcurrent" = "0" #0:off, xxxx:overcurrent setting CS5536 Data Book (pages 380-381)
|
|
register "com1_enable" = "0"
|
|
register "com1_address" = "0x3E8"
|
|
register "com1_irq" = "6"
|
|
register "com2_enable" = "0"
|
|
register "com2_address" = "0x2E8"
|
|
register "com2_irq" = "6"
|
|
register "unwanted_vpci[0]" = "0" # End of list has a zero
|
|
device pci 8.0 on end # Slot4
|
|
device pci 9.0 on end # Slot3
|
|
device pci a.0 on end # Slot2
|
|
device pci b.0 on end # Slot1
|
|
device pci c.0 on end # IT8888
|
|
device pci e.0 on end # Ethernet
|
|
device pci f.0 on # ISA bridge
|
|
chip superio/ite/it8712f
|
|
device pnp 2e.0 off # Floppy
|
|
io 0x60 = 0x3f0
|
|
irq 0x70 = 6
|
|
drq 0x74 = 2
|
|
end
|
|
device pnp 2e.1 on # Com1
|
|
io 0x60 = 0x3f8
|
|
irq 0x70 = 4
|
|
end
|
|
device pnp 2e.2 on # Com2
|
|
io 0x60 = 0x2f8
|
|
irq 0x70 = 3
|
|
end
|
|
device pnp 2e.3 on # Parallel port
|
|
io 0x60 = 0x378
|
|
irq 0x70 = 7
|
|
end
|
|
device pnp 2e.4 on # EC
|
|
io 0x60 = 0x290
|
|
io 0x62 = 0x230
|
|
irq 0x70 = 9
|
|
end
|
|
device pnp 2e.5 on # PS/2 keyboard
|
|
io 0x60 = 0x60
|
|
io 0x62 = 0x64
|
|
irq 0x70 = 1
|
|
end
|
|
device pnp 2e.6 on # PS/2 mouse
|
|
irq 0x70 = 12
|
|
end
|
|
device pnp 2e.7 on # GPIO
|
|
io 0x62 = 0x1220
|
|
# io 0x64 = 0x1200
|
|
end
|
|
device pnp 2e.8 off # MIDI
|
|
io 0x60 = 0x300
|
|
irq 0x70 = 9
|
|
end
|
|
device pnp 2e.9 off # Game port
|
|
io 0x60 = 0x220
|
|
end
|
|
device pnp 2e.a off end # CIR
|
|
end
|
|
end
|
|
device pci f.2 on end # IDE controller
|
|
device pci f.3 on end # Audio
|
|
device pci f.4 on end # OHCI
|
|
device pci f.5 on end # EHCI
|
|
end
|
|
end
|
|
# APIC cluster is late CPU init.
|
|
device apic_cluster 0 on
|
|
chip cpu/amd/model_lx
|
|
device apic 0 on end
|
|
end
|
|
end
|
|
end
|