7011fa1135
Use the same function name as in soc/intel for this functionality. This also brings the function name more in line with the extended version of this function gpio_configure_pads_with_override which additionally supports passing a GPIO override configuration. This might cause some pain for out-of-tree boards, but at some point this should be made more consistent, so I don't see a too strong reason not to do this. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I88852e040f79861ce7d190bf2203f9e0ce156690 Reviewed-on: https://review.coreboot.org/c/coreboot/+/57837 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
28 lines
712 B
C
28 lines
712 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <soc/gpio.h>
|
|
#include "gpio.h"
|
|
|
|
/*
|
|
* As a rule of thumb, GPIO pins used by coreboot should be initialized at
|
|
* bootblock while GPIO pins used only by the OS should be initialized at
|
|
* ramstage.
|
|
*/
|
|
static const struct soc_amd_gpio gpio_set_stage_ram[] = {
|
|
/* I2S SDIN */
|
|
PAD_NF(GPIO_7, ACP_I2S_SDIN, PULL_NONE),
|
|
/* I2S LRCLK */
|
|
PAD_NF(GPIO_8, ACP_I2S_LRCLK, PULL_NONE),
|
|
/* not Blink */
|
|
PAD_GPI(GPIO_11, PULL_UP),
|
|
/* APU_ALS_INT# */
|
|
PAD_SCI(GPIO_24, PULL_UP, EDGE_LOW),
|
|
/* NFC IRQ */
|
|
PAD_INT(GPIO_69, PULL_UP, EDGE_LOW, STATUS),
|
|
};
|
|
|
|
void mainboard_program_gpios(void)
|
|
{
|
|
gpio_configure_pads(gpio_set_stage_ram, ARRAY_SIZE(gpio_set_stage_ram));
|
|
}
|