Add a __always_inline macro that wraps __attribute__((always_inline)) and replace current users with the macro, excluding files under src/vendorcode. Change-Id: Ic57e474c1d2ca7cc0405ac677869f78a28d3e529 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/28587 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@google.com>
		
			
				
	
	
		
			94 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			94 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * This file is part of the coreboot project.
 | 
						|
 *
 | 
						|
 * Copyright (C) 2004 Eric W. Biederman
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute it and/or modify
 | 
						|
 * it under the terms of the GNU General Public License as published by
 | 
						|
 * the Free Software Foundation; version 2 of the License.
 | 
						|
 *
 | 
						|
 * This program is distributed in the hope that it will be useful,
 | 
						|
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
						|
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | 
						|
 * GNU General Public License for more details.
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef CPU_X86_CACHE
 | 
						|
#define CPU_X86_CACHE
 | 
						|
 | 
						|
#include <compiler.h>
 | 
						|
#include <cpu/x86/cr.h>
 | 
						|
 | 
						|
#define CR0_CacheDisable	(CR0_CD)
 | 
						|
#define CR0_NoWriteThrough	(CR0_NW)
 | 
						|
 | 
						|
#if !defined(__ASSEMBLER__)
 | 
						|
 | 
						|
/*
 | 
						|
 * Need two versions because ROMCC chokes on certain clobbers:
 | 
						|
 * cache.h:29.71: cache.h:60.24: earlymtrr.c:117.23: romstage.c:144.33:
 | 
						|
 * 0x1559920 asm        Internal compiler error: lhs 1 regcm == 0
 | 
						|
 */
 | 
						|
 | 
						|
#if defined(__GNUC__)
 | 
						|
 | 
						|
static inline void wbinvd(void)
 | 
						|
{
 | 
						|
	asm volatile ("wbinvd" ::: "memory");
 | 
						|
}
 | 
						|
 | 
						|
#else
 | 
						|
 | 
						|
static inline void wbinvd(void)
 | 
						|
{
 | 
						|
	asm volatile ("wbinvd");
 | 
						|
}
 | 
						|
 | 
						|
#endif
 | 
						|
 | 
						|
static inline void invd(void)
 | 
						|
{
 | 
						|
	asm volatile("invd" ::: "memory");
 | 
						|
}
 | 
						|
 | 
						|
static inline void clflush(void *addr)
 | 
						|
{
 | 
						|
	asm volatile ("clflush (%0)"::"r" (addr));
 | 
						|
}
 | 
						|
 | 
						|
/* The following functions require the __always_inline due to AMD
 | 
						|
 * function STOP_CAR_AND_CPU that disables cache as
 | 
						|
 * RAM, the cache as RAM stack can no longer be used. Called
 | 
						|
 * functions must be inlined to avoid stack usage. Also, the
 | 
						|
 * compiler must keep local variables register based and not
 | 
						|
 * allocated them from the stack. With gcc 4.5.0, some functions
 | 
						|
 * declared as inline are not being inlined. This patch forces
 | 
						|
 * these functions to always be inlined by adding the qualifier
 | 
						|
 * __always_inline to their declaration.
 | 
						|
 */
 | 
						|
static __always_inline void enable_cache(void)
 | 
						|
{
 | 
						|
	unsigned long cr0;
 | 
						|
	cr0 = read_cr0();
 | 
						|
	cr0 &= ~(CR0_CD | CR0_NW);
 | 
						|
	write_cr0(cr0);
 | 
						|
}
 | 
						|
 | 
						|
static __always_inline void disable_cache(void)
 | 
						|
{
 | 
						|
	/* Disable and write back the cache */
 | 
						|
	unsigned long cr0;
 | 
						|
	cr0 = read_cr0();
 | 
						|
	cr0 |= CR0_CD;
 | 
						|
	wbinvd();
 | 
						|
	write_cr0(cr0);
 | 
						|
	wbinvd();
 | 
						|
}
 | 
						|
 | 
						|
#if !defined(__PRE_RAM__)
 | 
						|
void x86_enable_cache(void);
 | 
						|
#endif
 | 
						|
 | 
						|
#endif /* !__ASSEMBLER__ */
 | 
						|
#endif /* CPU_X86_CACHE */
 |