romstage.c like r5255 did for failover/fallback/normal mainboards. Signed-off-by: Patrick Georgi <patrick.georgi@coresystems.de> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5257 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
15 lines
281 B
C
15 lines
281 B
C
#define __PRE_RAM__
|
|
#include <stdint.h>
|
|
#include <device/pci_def.h>
|
|
#include <device/pci_ids.h>
|
|
#include <arch/io.h>
|
|
#include "arch/romcc_io.h"
|
|
/* no code inclusion allowed */
|
|
//#include "pc80/mc146818rtc_early.c"
|
|
//#include "cpu/x86/lapic/boot_cpu.c"
|
|
|
|
static void main(void)
|
|
{
|
|
}
|
|
|