IMGU and CIO2 devices do support the hardware managed cache coherency and hence removing the CCA object which was reporting that cache coherency is not supported. BUG=none BRANCH=none TEST=Build and boot soraka. Dump ACPI tables and verify that CCA object is not present. Change-Id: I14b0a92eafe193e9004d2dad0957a3fe8d05d313 Signed-off-by: V Sowmya <v.sowmya@intel.com> Reviewed-on: https://review.coreboot.org/21678 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
31 lines
853 B
Plaintext
31 lines
853 B
Plaintext
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2017 Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
/* IPU3 input system - Device 05, Function 0 */
|
|
Device (IMGU)
|
|
{
|
|
Name (_ADR, 0x00050000)
|
|
Name (_DDN, "Imaging Unit")
|
|
Name (CAMD, 0x01)
|
|
}
|
|
|
|
/* IPU3 processing system - Device 14, Function 3 */
|
|
Device (CIO2)
|
|
{
|
|
Name (_ADR, 0x00140003)
|
|
Name (_DDN, "Camera and Imaging Subsystem")
|
|
Name (CAMD, 0x00)
|
|
}
|