78d338ccb9
Change-Id: I05f9ea97ea80ac7a8f34845c59bd66e424ba2991 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/28709 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
80 lines
2.1 KiB
C
80 lines
2.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <device/pci_ids.h>
|
|
#include <device/pci_ops.h>
|
|
#include "amd8111.h"
|
|
|
|
static void ide_init(struct device *dev)
|
|
{
|
|
struct southbridge_amd_amd8111_config *conf;
|
|
/* Enable ide devices so the linux ide driver will work */
|
|
uint16_t word;
|
|
uint8_t byte;
|
|
conf = dev->chip_info;
|
|
|
|
word = pci_read_config16(dev, 0x40);
|
|
/* Ensure prefetch is disabled */
|
|
word &= ~((1 << 15) | (1 << 13));
|
|
if (conf->ide1_enable) {
|
|
/* Enable secondary ide interface */
|
|
word |= (1<<0);
|
|
printk(BIOS_DEBUG, "IDE1 ");
|
|
}
|
|
if (conf->ide0_enable) {
|
|
/* Enable primary ide interface */
|
|
word |= (1<<1);
|
|
printk(BIOS_DEBUG, "IDE0 ");
|
|
}
|
|
|
|
word |= (1<<12);
|
|
word |= (1<<14);
|
|
|
|
pci_write_config16(dev, 0x40, word);
|
|
|
|
|
|
byte = 0x20; // Latency: 64-->32
|
|
pci_write_config8(dev, 0xd, byte);
|
|
|
|
word = 0x0f;
|
|
pci_write_config16(dev, 0x42, word);
|
|
}
|
|
|
|
static void lpci_set_subsystem(struct device *dev, unsigned int vendor,
|
|
unsigned int device)
|
|
{
|
|
pci_write_config32(dev, 0x70,
|
|
((device & 0xffff) << 16) | (vendor & 0xffff));
|
|
}
|
|
static struct pci_operations lops_pci = {
|
|
.set_subsystem = lpci_set_subsystem,
|
|
};
|
|
static struct device_operations ide_ops = {
|
|
.read_resources = pci_dev_read_resources,
|
|
.set_resources = pci_dev_set_resources,
|
|
.enable_resources = pci_dev_enable_resources,
|
|
.init = ide_init,
|
|
.scan_bus = 0,
|
|
.enable = amd8111_enable,
|
|
.ops_pci = &lops_pci
|
|
};
|
|
|
|
static const struct pci_driver ide_driver __pci_driver = {
|
|
.ops = &ide_ops,
|
|
.vendor = PCI_VENDOR_ID_AMD,
|
|
.device = PCI_DEVICE_ID_AMD_8111_IDE,
|
|
};
|