Move the common APIs to pci_ops.c and IO based operations to
pci_io_ops.c, and add pci_map_bus_ops.c to support bus mapping.
TEST=Build pass and boot up to kernel successfully via SSD on Dojo
board, here is the SSD information in boot log:
 == NVME IDENTIFY CONTROLLER DATA ==
    PCI VID   : 0x15b7
    PCI SSVID : 0x15b7
    SN        : 21517J440114
    MN        : WDC PC SN530 SDBPTPZ-256G-1006
    RAB       : 0x4
    AERL      : 0x7
    SQES      : 0x66
    CQES      : 0x44
    NN        : 0x1
Identified NVMe model WDC PC SN530 SDBPTPZ-256G-1006
BUG=b:178565024
BRANCH=cherry
Signed-off-by: Jianjun Wang <jianjun.wang@mediatek.com>
Change-Id: Ie74801bd4f3de51cbb574e86cd9bb09931152554
Reviewed-on: https://review.coreboot.org/c/coreboot/+/56789
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
		
	
		
			
				
	
	
		
			94 lines
		
	
	
		
			2.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			94 lines
		
	
	
		
			2.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  *
 | |
|  * Copyright (C) 2008 Advanced Micro Devices, Inc.
 | |
|  * Copyright (C) 2008 coresystems GmbH
 | |
|  *
 | |
|  * Redistribution and use in source and binary forms, with or without
 | |
|  * modification, are permitted provided that the following conditions
 | |
|  * are met:
 | |
|  * 1. Redistributions of source code must retain the above copyright
 | |
|  *    notice, this list of conditions and the following disclaimer.
 | |
|  * 2. Redistributions in binary form must reproduce the above copyright
 | |
|  *    notice, this list of conditions and the following disclaimer in the
 | |
|  *    documentation and/or other materials provided with the distribution.
 | |
|  * 3. The name of the author may not be used to endorse or promote products
 | |
|  *    derived from this software without specific prior written permission.
 | |
|  *
 | |
|  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 | |
|  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 | |
|  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 | |
|  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 | |
|  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 | |
|  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 | |
|  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 | |
|  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 | |
|  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 | |
|  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 | |
|  * SUCH DAMAGE.
 | |
|  */
 | |
| 
 | |
| #include <libpayload.h>
 | |
| #include <pci.h>
 | |
| 
 | |
| static int find_on_bus(int bus, unsigned short vid, unsigned short did,
 | |
| 		       pcidev_t * dev)
 | |
| {
 | |
| 	int devfn;
 | |
| 	u32 val;
 | |
| 	unsigned char hdr;
 | |
| 
 | |
| 	for (devfn = 0; devfn < 0x100; devfn++) {
 | |
| 		int func = devfn & 0x7;
 | |
| 		int slot = (devfn >> 3) & 0x1f;
 | |
| 
 | |
| 		val = pci_read_config32(PCI_DEV(bus, slot, func),
 | |
| 					REG_VENDOR_ID);
 | |
| 
 | |
| 		if (val == 0xffffffff || val == 0x00000000 ||
 | |
| 		    val == 0x0000ffff || val == 0xffff0000)
 | |
| 			continue;
 | |
| 
 | |
| 		if (val == ((did << 16) | vid)) {
 | |
| 			*dev = PCI_DEV(bus, slot, func);
 | |
| 			return 1;
 | |
| 		}
 | |
| 
 | |
| 		hdr = pci_read_config8(PCI_DEV(bus, slot, func),
 | |
| 				       REG_HEADER_TYPE);
 | |
| 		hdr &= 0x7F;
 | |
| 
 | |
| 		if (hdr == HEADER_TYPE_BRIDGE || hdr == HEADER_TYPE_CARDBUS) {
 | |
| 			unsigned int busses;
 | |
| 			busses = pci_read_config32(PCI_DEV(bus, slot, func),
 | |
| 						   REG_PRIMARY_BUS);
 | |
| 			busses = (busses >> 8) & 0xFF;
 | |
| 
 | |
| 			/* Avoid recursion if the new bus is the same as
 | |
| 			 * the old bus (insert lame The Who joke here) */
 | |
| 
 | |
| 			if ((busses != bus) &&
 | |
| 			    find_on_bus(busses, vid, did, dev))
 | |
| 				return 1;
 | |
| 		}
 | |
| 	}
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| int pci_find_device(u16 vid, u16 did, pcidev_t * dev)
 | |
| {
 | |
| 	return find_on_bus(0, vid, did, dev);
 | |
| }
 | |
| 
 | |
| u32 pci_read_resource(pcidev_t dev, int bar)
 | |
| {
 | |
| 	return pci_read_config32(dev, 0x10 + (bar * 4));
 | |
| }
 | |
| 
 | |
| void pci_set_bus_master(pcidev_t dev)
 | |
| {
 | |
| 	u16 val = pci_read_config16(dev, REG_COMMAND);
 | |
| 	val |= REG_COMMAND_BM;
 | |
| 	pci_write_config16(dev, REG_COMMAND, val);
 | |
| }
 |