7a70b664c4
The Sarien mainboard uses the newly added Wilco EC. - enable CONFIG_EC_GOOGLE_WILCO - add the device and host command ranges to the devicetree - have the mainboard SMI handlers call the EC handlers - add EC and SuperIO devices to the ACPI DSDT - call the early init hook for serial setup Change-Id: Idfc4a4af52a613de910ec313d657167918aa2619 Signed-off-by: Duncan Laurie <dlaurie@google.com> Reviewed-on: https://review.coreboot.org/29411 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
31 lines
961 B
Makefile
31 lines
961 B
Makefile
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright 2018 Google LLC
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
bootblock-y += bootblock.c
|
|
|
|
ramstage-y += ramstage.c
|
|
|
|
romstage-y += romstage.c
|
|
|
|
smm-$(CONFIG_HAVE_SMI_HANDLER) += smihandler.c
|
|
|
|
bootblock-$(CONFIG_CHROMEOS) += chromeos.c
|
|
ramstage-$(CONFIG_CHROMEOS) += chromeos.c
|
|
romstage-$(CONFIG_CHROMEOS) += chromeos.c
|
|
verstage-$(CONFIG_CHROMEOS) += chromeos.c
|
|
|
|
subdirs-y += variants/$(VARIANT_DIR)
|
|
CPPFLAGS_common += -I$(src)/mainboard/$(MAINBOARDDIR)/variants/$(VARIANT_DIR)/include
|