Files
system76-coreboot/src/cpu/intel
Aaron Durbin 7cb1ba9a61 haswell: use tsc for udelay()
Instead of using the local apic timer for udelay() use the tsc.
That way SMM, romstage, and ramstage all use the same delay
functionality.

Change-Id: I024de5af01eb5de09318e13d0428ee98c132f594
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/3169
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2013-05-07 18:32:41 +02:00
..
2013-05-07 18:32:41 +02:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2012-11-27 22:00:49 +01:00
2013-03-07 00:46:32 +01:00
2012-10-07 21:48:37 +02:00