828e0e86f3
This allows combining and simplifying linker scripts. This is inspired by the commit listed below, but rewritten to match upstream, and split in smaller pieces to keep intent clear. Change-Id: Ie5c11bd8495a399561cefde2f3e8dd300f4feb98 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Based-On-Change-Id: I50af7dacf616e0f8ff4c43f4acc679089ad7022b Based-On-Signed-off-by: Julius Werner <jwerner@chromium.org> Based-On-Reviewed-on: https://chromium-review.googlesource.com/219170 Reviewed-on: http://review.coreboot.org/9303 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
105 lines
3.7 KiB
Makefile
105 lines
3.7 KiB
Makefile
#
|
|
# This file is part of the coreboot project.
|
|
#
|
|
# Copyright (C) 2014 Imagination Technologies
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License as
|
|
# published by the Free Software Foundation; version 2 of
|
|
# the License.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, write to the Free Software
|
|
# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
|
|
# MA 02110-1301 USA
|
|
#
|
|
|
|
###############################################################################
|
|
# MIPS specific options
|
|
###############################################################################
|
|
|
|
ifeq ($(CONFIG_ARCH_ROMSTAGE_MIPS),y)
|
|
CBFSTOOL_PRE1_OPTS = -m mips -b $(CONFIG_BOOTBLOCK_ROM_OFFSET) -H $(CONFIG_CBFS_HEADER_ROM_OFFSET) -o $(CONFIG_CBFS_ROM_OFFSET)
|
|
CBFSTOOL_PRE_OPTS = -b 0
|
|
endif
|
|
|
|
###############################################################################
|
|
# bootblock
|
|
###############################################################################
|
|
|
|
ifeq ($(CONFIG_ARCH_BOOTBLOCK_MIPS),y)
|
|
|
|
bootblock-y += boot.c
|
|
bootblock-y += bootblock.S
|
|
bootblock-y += bootblock_simple.c
|
|
bootblock-y += stages.c
|
|
bootblock-y += timer.c
|
|
bootblock-y += ../../lib/memcpy.c
|
|
bootblock-y += ../../lib/memmove.c
|
|
bootblock-y += ../../lib/memset.c
|
|
|
|
bootblock-y += bootblock.ld
|
|
|
|
# Much of the assembly code is generated by the compiler, and may contain
|
|
# terms which the preprocessor will happily go on to replace. For example
|
|
# "mips" would be replaced with "1". Clear all the built in definitions to
|
|
# prevent that.
|
|
bootblock-S-ccopts += -undef
|
|
|
|
$(objcbfs)/bootblock.debug: $(obj)/arch/mips/bootblock.bootblock.ld $$(bootblock-objs) $(obj)/config.h
|
|
@printf " LINK $(subst $(obj)/,,$(@))\n"
|
|
$(LD_bootblock) --gc-sections -static -o $@ -L$(obj) -T $(obj)/arch/mips/bootblock.bootblock.ld --start-group $(bootblock-objs) --end-group
|
|
|
|
endif # CONFIG_ARCH_BOOTBLOCK_MIPS
|
|
|
|
###############################################################################
|
|
# romstage
|
|
###############################################################################
|
|
|
|
ifeq ($(CONFIG_ARCH_ROMSTAGE_MIPS),y)
|
|
|
|
romstage-y += boot.c
|
|
romstage-$(CONFIG_EARLY_CONSOLE) += early_console.c
|
|
romstage-y += stages.c
|
|
romstage-y += timer.c
|
|
romstage-y += ../../lib/memcpy.c
|
|
romstage-y += ../../lib/memmove.c
|
|
romstage-y += ../../lib/memset.c
|
|
|
|
romstage-y += romstage.ld
|
|
|
|
$(objcbfs)/romstage.debug: $$(romstage-objs) $(obj)/arch/mips/romstage.romstage.ld
|
|
@printf " LINK $(subst $(obj)/,,$(@))\n"
|
|
$(LD_romstage) --gc-sections -static -o $@ -L$(obj) -T $(obj)/arch/mips/romstage.romstage.ld --start-group $(romstage-objs) --end-group
|
|
|
|
endif # CONFIG_ARCH_ROMSTAGE_MIPS
|
|
|
|
###############################################################################
|
|
# ramstage
|
|
###############################################################################
|
|
|
|
ifeq ($(CONFIG_ARCH_RAMSTAGE_MIPS),y)
|
|
|
|
ramstage-y += ashldi3.c
|
|
ramstage-y += boot.c
|
|
ramstage-y += stages.c
|
|
ramstage-y += tables.c
|
|
ramstage-y += timer.c
|
|
ramstage-y += ../../lib/memcpy.c
|
|
ramstage-y += ../../lib/memmove.c
|
|
ramstage-y += ../../lib/memset.c
|
|
ramstage-srcs += $(wildcard src/mainboard/$(MAINBOARDDIR)/mainboard.c)
|
|
|
|
ramstage-y += ramstage.ld
|
|
|
|
$(objcbfs)/ramstage.debug: $$(ramstage-objs) $(obj)/arch/mips/ramstage.ramstage.ld
|
|
@printf " CC $(subst $(obj)/,,$(@))\n"
|
|
$(LD_ramstage) --gc-sections -static -o $@ -L$(obj) -T $(obj)/arch/mips/ramstage.ramstage.ld --start-group $(ramstage-objs) --end-group
|
|
|
|
endif # CONFIG_ARCH_RAMSTAGE_MIPS
|