84d10cc5d3
Replace CONFIG(CHROMEOS) with CONFIG(CHROMEOS_NVS) for cases where the conditional and dependency are clearly about the presence of an ACPI NVS table specified by vendorcode. For couple locations also CONFIG(HAVE_ACPI_TABLES) changes to CONFIG(CHROMEOS_NVS). This also helps find some of the CONFIG(CHROMEOS) cases that might be more FMAP and VPD related and not about ChromeOS per-se, as suggested by followup works. Change-Id: Ife888ae43093949bb2d3e397565033037396f434 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50611 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Lance Zhao Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
97 lines
2.9 KiB
Plaintext
97 lines
2.9 KiB
Plaintext
## SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
config MAINBOARD_HAS_CHROMEOS
|
|
def_bool n
|
|
|
|
menu "ChromeOS"
|
|
depends on MAINBOARD_HAS_CHROMEOS
|
|
|
|
config CHROMEOS
|
|
bool "Build for ChromeOS"
|
|
default n
|
|
select ELOG if BOOT_DEVICE_SUPPORTS_WRITES
|
|
select COLLECT_TIMESTAMPS
|
|
select VBOOT
|
|
select CHROMEOS_NVS if ACPI_SOC_NVS
|
|
select VPD
|
|
select VBOOT_SLOTS_RW_AB
|
|
help
|
|
Enable ChromeOS specific features like the GPIO sub table in
|
|
the coreboot table. NOTE: Enabling this option on an unsupported
|
|
board will most likely break your build.
|
|
|
|
if CHROMEOS
|
|
|
|
config CR50_IMMEDIATELY_COMMIT_FW_SECDATA
|
|
bool
|
|
default y if TPM_CR50
|
|
|
|
config CHROMEOS_RAMOOPS
|
|
bool "Reserve space for Chrome OS ramoops"
|
|
default y
|
|
|
|
config CHROMEOS_RAMOOPS_RAM_SIZE
|
|
hex "Size of preserved RAM"
|
|
default 0x00100000
|
|
depends on CHROMEOS_RAMOOPS
|
|
|
|
config HAVE_REGULATORY_DOMAIN
|
|
bool "Add regulatory domain methods"
|
|
default n
|
|
help
|
|
This option is needed to add ACPI regulatory domain methods
|
|
|
|
config CHROMEOS_DISABLE_PLATFORM_HIERARCHY_ON_RESUME
|
|
bool
|
|
default y
|
|
depends on TPM2 && RESUME_PATH_SAME_AS_BOOT
|
|
help
|
|
Disable the platform heirarchy on resume path if the firmware
|
|
is involved in resume. The hierarchy is disabled prior to jumping
|
|
to the OS. Note that this option is sepcific to TPM2 boards.
|
|
This option is auto selected if CHROMEOS because it matches with
|
|
vboot_reference model which disables the platform hierarchy in
|
|
the boot loader. However, those operations need to be symmetric
|
|
on normal boot as well as resume and coreboot is only involved
|
|
in the resume piece w.r.t. the platform hierarchy.
|
|
|
|
config CHROMEOS_USE_EC_WATCHDOG_FLAG
|
|
bool
|
|
default n
|
|
help
|
|
Use the AP watchdog flag stored in EC.
|
|
|
|
config CHROMEOS_DSM_CALIB
|
|
bool
|
|
default n
|
|
help
|
|
On some boards, there are calibrated parameters for Dynamic Speaker Management(DSM)
|
|
stored in VPD. Enable this config to read and parse these VPD values and write them
|
|
to ACPI DSD table in device driver. These parameters will be applied by kernel driver
|
|
through device property at boot.
|
|
|
|
config CHROMEOS_CSE_BOARD_RESET_OVERRIDE
|
|
bool
|
|
default n
|
|
depends on SOC_INTEL_CSE_LITE_SKU
|
|
help
|
|
On some boards that run old firmware version in cr50, Embedded Controller (EC) needs
|
|
to trigger the cold reset of Application Processor (AP) when CSE jumps from RO to RW
|
|
so that cr50 resets the TPM state. This is required on boards where the cr50 firmware
|
|
does not understand the new cr50 strap config (applicable only to boards using strap
|
|
config 0xe). Enabling this config will help to override the default global reset.
|
|
|
|
config CHROMEOS_DRAM_PART_NUMBER_IN_CBI
|
|
def_bool n
|
|
depends on EC_GOOGLE_CHROMEEC
|
|
help
|
|
Some boards declare the DRAM part number in the CBI instead of the SPD. This option
|
|
allows those boards to declare that their DRAM part number is stored in the CBI.
|
|
|
|
config CHROMEOS_NVS
|
|
bool
|
|
depends on ACPI_SOC_NVS
|
|
|
|
endif # CHROMEOS
|
|
endmenu
|