Change-Id: I5ae2a2da1994fcc587540586d7404ebf18eb2ca0 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39928 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
32 lines
802 B
C
32 lines
802 B
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/* This file is part of the coreboot project. */
|
|
|
|
#ifndef SUPERIO_FINTEK_F81216H_H
|
|
#define SUPERIO_FINTEK_F81216H_H
|
|
|
|
#include <device/pnp_type.h>
|
|
|
|
/* Logical Device Numbers (LDN). */
|
|
#define F81216H_SP1 0x00 /* UART1 (+CIR mode) */
|
|
#define F81216H_SP2 0x01 /* UART2 */
|
|
#define F81216H_SP3 0x02 /* UART3 */
|
|
#define F81216H_SP4 0x03 /* UART4 */
|
|
#define F81216H_WDT 0x08 /* WDT */
|
|
|
|
/**
|
|
* The PNP config entry key is parameterised
|
|
* by two bits on this Super I/O with 0x77 as
|
|
* the default key.
|
|
* See page 17 of data sheet for details.
|
|
*/
|
|
typedef enum {
|
|
MODE_6767 = 0x67,
|
|
MODE_7777 = 0x77,
|
|
MODE_8787 = 0x87,
|
|
MODE_A0A0 = 0xA0,
|
|
} mode_key;
|
|
|
|
void f81216h_enable_serial(pnp_devfn_t dev, u16 iobase, mode_key k);
|
|
|
|
#endif /* SUPERIO_FINTEK_F81216H_H */
|