8e646e74b3
This puts the cache-as-ram init in the bootblock. Before setting up cache as ram the microcode updates are applied. This removes the possibility for a normal/fallback setup although implementing this should be quite easy. Tested on Google peppy (Acer C720). Setting up LPC in the bootblock to output console on SuperIOs is not done in this patch, hence BOOTBLOCK_CONSOLE is not yet enabled by default. Change-Id: Ia96499a9d478127f6b9d880883ac41397b58dbea Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/26859 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
80 lines
2.1 KiB
C
80 lines
2.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2011 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <arch/cpu.h>
|
|
#include <cpu/x86/msr.h>
|
|
#include <cpu/x86/mtrr.h>
|
|
#include <arch/io.h>
|
|
#include <halt.h>
|
|
|
|
#include <cpu/intel/microcode/microcode.c>
|
|
#include "haswell.h"
|
|
|
|
#include <southbridge/intel/lynxpoint/pch.h>
|
|
#include <cpu/intel/car/bootblock.h>
|
|
|
|
static void set_flex_ratio_to_tdp_nominal(void)
|
|
{
|
|
msr_t flex_ratio, msr;
|
|
u32 soft_reset;
|
|
u8 nominal_ratio;
|
|
|
|
/* Check for Flex Ratio support */
|
|
flex_ratio = rdmsr(MSR_FLEX_RATIO);
|
|
if (!(flex_ratio.lo & FLEX_RATIO_EN))
|
|
return;
|
|
|
|
/* Check for >0 configurable TDPs */
|
|
msr = rdmsr(MSR_PLATFORM_INFO);
|
|
if (((msr.hi >> 1) & 3) == 0)
|
|
return;
|
|
|
|
/* Use nominal TDP ratio for flex ratio */
|
|
msr = rdmsr(MSR_CONFIG_TDP_NOMINAL);
|
|
nominal_ratio = msr.lo & 0xff;
|
|
|
|
/* See if flex ratio is already set to nominal TDP ratio */
|
|
if (((flex_ratio.lo >> 8) & 0xff) == nominal_ratio)
|
|
return;
|
|
|
|
/* Set flex ratio to nominal TDP ratio */
|
|
flex_ratio.lo &= ~0xff00;
|
|
flex_ratio.lo |= nominal_ratio << 8;
|
|
flex_ratio.lo |= FLEX_RATIO_LOCK;
|
|
wrmsr(MSR_FLEX_RATIO, flex_ratio);
|
|
|
|
/* Set flex ratio in soft reset data register bits 11:6.
|
|
* RCBA region is enabled in southbridge bootblock */
|
|
soft_reset = RCBA32(SOFT_RESET_DATA);
|
|
soft_reset &= ~(0x3f << 6);
|
|
soft_reset |= (nominal_ratio & 0x3f) << 6;
|
|
RCBA32(SOFT_RESET_DATA) = soft_reset;
|
|
|
|
/* Set soft reset control to use register value */
|
|
RCBA32_OR(SOFT_RESET_CTRL, 1);
|
|
|
|
/* Issue warm reset, will be "CPU only" due to soft reset data */
|
|
outb(0x0, 0xcf9);
|
|
outb(0x6, 0xcf9);
|
|
halt();
|
|
}
|
|
|
|
void bootblock_early_cpu_init(void)
|
|
{
|
|
/* Set flex ratio and reset if needed */
|
|
set_flex_ratio_to_tdp_nominal();
|
|
}
|