924546be17
Specify the type of the `DEVICETREE` Kconfig symbol once instead of doing so on each and every mainboard. Change-Id: If68f11a5ceaa67a3e8218f89e1138c247ebb9a25 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56555 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Felix Singer <felixsinger@posteo.net> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
92 lines
2.0 KiB
Plaintext
92 lines
2.0 KiB
Plaintext
|
|
config BOARD_GOOGLE_BASEBOARD_SARIEN
|
|
def_bool n
|
|
select BOARD_ROMSIZE_KB_32768
|
|
select DRIVERS_GENERIC_BH720
|
|
select DRIVERS_I2C_GENERIC
|
|
select DRIVERS_I2C_HID
|
|
select DRIVERS_INTEL_ISH if BOARD_GOOGLE_ARCADA
|
|
select DRIVERS_SPI_ACPI
|
|
select DRIVERS_USB_ACPI
|
|
select EC_GOOGLE_WILCO
|
|
select GOOGLE_SMBIOS_MAINBOARD_VERSION
|
|
select HAVE_ACPI_RESUME
|
|
select HAVE_ACPI_TABLES
|
|
select INTEL_LPSS_UART_FOR_CONSOLE
|
|
select MAINBOARD_HAS_CHROMEOS
|
|
select MAINBOARD_HAS_I2C_TPM_CR50
|
|
select MAINBOARD_HAS_TPM2
|
|
select SMBIOS_SERIAL_FROM_VPD if VPD
|
|
select SOC_INTEL_WHISKEYLAKE
|
|
select SOC_INTEL_COMMON_BLOCK_HDA_VERB
|
|
select SOC_INTEL_COMMON_BLOCK_SMM_ESPI_DISABLE
|
|
select SPD_READ_BY_WORD
|
|
select SYSTEM_TYPE_LAPTOP if BOARD_GOOGLE_SARIEN
|
|
select SYSTEM_TYPE_CONVERTIBLE if BOARD_GOOGLE_ARCADA
|
|
select MAINBOARD_USES_IFD_EC_REGION
|
|
select MAINBOARD_USES_IFD_GBE_REGION if BOARD_GOOGLE_SARIEN
|
|
select USE_SAR
|
|
select SAR_ENABLE
|
|
|
|
if BOARD_GOOGLE_BASEBOARD_SARIEN
|
|
|
|
config CHROMEOS
|
|
select GBB_FLAG_FORCE_DEV_SWITCH_ON
|
|
select GBB_FLAG_FORCE_DEV_BOOT_USB
|
|
select GBB_FLAG_FORCE_DEV_BOOT_ALTFW
|
|
select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
|
|
|
|
config DIMM_MAX
|
|
int
|
|
default 2
|
|
|
|
config DRIVER_TPM_I2C_BUS
|
|
hex
|
|
default 0x4
|
|
|
|
config DRIVER_TPM_I2C_ADDR
|
|
hex
|
|
default 0x50
|
|
|
|
config TPM_TIS_ACPI_INTERRUPT
|
|
int
|
|
default 82 # GPE0_DW2_18 (GPP_D18)
|
|
|
|
config POWER_OFF_ON_CR50_UPDATE
|
|
bool
|
|
default n
|
|
|
|
config MAINBOARD_DIR
|
|
default "google/sarien"
|
|
|
|
config MAINBOARD_FAMILY
|
|
string
|
|
default "Google_Arcada" if BOARD_GOOGLE_ARCADA
|
|
default "Google_Sarien" if BOARD_GOOGLE_SARIEN
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
default "Arcada" if BOARD_GOOGLE_ARCADA
|
|
default "Sarien" if BOARD_GOOGLE_SARIEN
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 8
|
|
|
|
config UART_FOR_CONSOLE
|
|
int
|
|
default 2
|
|
|
|
config VARIANT_DIR
|
|
string
|
|
default "arcada" if BOARD_GOOGLE_ARCADA
|
|
default "sarien" if BOARD_GOOGLE_SARIEN
|
|
|
|
config DEVICETREE
|
|
default "variants/\$(CONFIG_VARIANT_DIR)/devicetree.cb"
|
|
|
|
config VBOOT
|
|
select HAS_RECOVERY_MRC_CACHE
|
|
select VBOOT_LID_SWITCH
|
|
|
|
endif # BOARD_GOOGLE_BASEBOARD_SARIEN
|