9265f89f4e
Build of the entire smm-class is skipped if we have HAVE_SMI_HANDLER=n. Change-Id: I10b4300ddd18b1673c404b45fd9642488ab3186c Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34125 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Lance Zhao <lance.zhao@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
50 lines
1.3 KiB
Makefile
50 lines
1.3 KiB
Makefile
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2010 Google Inc.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
ifeq ($(CONFIG_SOUTHBRIDGE_INTEL_C216)$(CONFIG_SOUTHBRIDGE_INTEL_BD82X6X),y)
|
|
|
|
ramstage-y += pch.c
|
|
ramstage-y += azalia.c
|
|
ramstage-y += lpc.c
|
|
ramstage-y += pci.c
|
|
ramstage-y += pcie.c
|
|
ramstage-y += sata.c
|
|
ramstage-y += usb_ehci.c
|
|
ramstage-y += usb_xhci.c
|
|
ramstage-y += me.c
|
|
ramstage-y += me_8.x.c
|
|
ramstage-y += smbus.c
|
|
ramstage-y += ../common/pciehp.c
|
|
|
|
ramstage-srcs += src/mainboard/$(MAINBOARDDIR)/hda_verb.c
|
|
|
|
ramstage-y += me_status.c
|
|
|
|
ramstage-$(CONFIG_ELOG) += elog.c
|
|
|
|
smm-y += smihandler.c me.c me_8.x.c pch.c
|
|
|
|
romstage-y += early_smbus.c me_status.c
|
|
romstage-y += early_rcba.c
|
|
romstage-y += early_pch.c
|
|
|
|
ifeq ($(CONFIG_USE_NATIVE_RAMINIT),y)
|
|
romstage-y += early_thermal.c early_me.c early_usb.c
|
|
else
|
|
romstage-y += early_me_mrc.c early_usb_mrc.c
|
|
endif
|
|
|
|
endif
|