940bb4ea42
I ported ga-h61m-s2pv based on the two Gigabyte b75m boards. Based on another mainboard's code review comments, this patch improves the code quality of these three similar boards. ga-h61m-s2pv is tested and confirmed to be working, but I cannot say the same regarding the other two mainboards as I do not have them. Change-Id: Ib7747cceb5ba56f791677204cdc4c54c129c70c3 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/27211 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
42 lines
1.3 KiB
C
42 lines
1.3 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <device/azalia_device.h>
|
|
|
|
const u32 cim_verb_data[] = {
|
|
/* coreboot specific header */
|
|
0x10ec0887, // Realtek 887
|
|
0x1458a002, // Subsystem ID
|
|
0x0000000e, // Number of entries
|
|
|
|
/* Pin Widget Verb Table */
|
|
AZALIA_PIN_CFG(0, 0x11, 0x411111f0),
|
|
AZALIA_PIN_CFG(0, 0x12, 0x411111f0),
|
|
AZALIA_PIN_CFG(0, 0x14, 0x01014410),
|
|
AZALIA_PIN_CFG(0, 0x15, 0x411111f0),
|
|
AZALIA_PIN_CFG(0, 0x16, 0x411111f0),
|
|
AZALIA_PIN_CFG(0, 0x17, 0x411111f0),
|
|
AZALIA_PIN_CFG(0, 0x18, 0x01a19c50),
|
|
AZALIA_PIN_CFG(0, 0x19, 0x02a19c60),
|
|
AZALIA_PIN_CFG(0, 0x1a, 0x0181345f),
|
|
AZALIA_PIN_CFG(0, 0x1b, 0x02214c20),
|
|
AZALIA_PIN_CFG(0, 0x1c, 0x411111f0),
|
|
AZALIA_PIN_CFG(0, 0x1d, 0x4004c601),
|
|
AZALIA_PIN_CFG(0, 0x1e, 0x411111f0),
|
|
AZALIA_PIN_CFG(0, 0x1f, 0x411111f0)
|
|
};
|
|
|
|
const u32 pc_beep_verbs[] = {};
|
|
|
|
AZALIA_ARRAY_SIZES;
|