962b6c0a5e
Change-Id: I41f1ee20517dd179a4dee914ab7f6332739e326e Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/4784 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
38 lines
1.5 KiB
C
38 lines
1.5 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2014 Edward O'Callaghan <eocallaghan@alterapraxis.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef SUPERIO_FINTEK_F71869AD_F71869AD_H
|
|
#define SUPERIO_FINTEK_F71869AD_F71869AD_H
|
|
|
|
/* Logical Device Numbers (LDN). */
|
|
#define F71869AD_FDC 0x00 /* Floppy */
|
|
#define F71869AD_SP1 0x01 /* UART1 */
|
|
#define F71869AD_SP2 0x02 /* UART2 */
|
|
#define F71869AD_PP 0x03 /* Parallel port */
|
|
#define F71869AD_HWM 0x04 /* Hardware monitor */
|
|
#define F71869AD_KBC 0x05 /* PS/2 keyboard and mouse */
|
|
#define F71869AD_GPIO 0x06 /* General Purpose I/O (GPIO) */
|
|
#define F71869AD_BSEL 0x07 /* BSEL */
|
|
#define F71869AD_PME 0x0a /* Power Management Events (PME) and ACPI */
|
|
|
|
void f71869ad_enable_serial(device_t dev, u16 iobase);
|
|
|
|
#endif /* SUPERIO_FINTEK_F71869AD_F71869AD_H */
|