Change-Id: I2fbe6376a1cf98d328464556917638a5679641d2 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/20354 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
24 lines
588 B
C
24 lines
588 B
C
#ifndef _CPU_AMD_CAR_H
|
|
#define _CPU_AMD_CAR_H
|
|
|
|
#include <arch/cpu.h>
|
|
|
|
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx);
|
|
void done_cache_as_ram_main(void);
|
|
void post_cache_as_ram(void);
|
|
|
|
void cache_as_ram_switch_stack(void *stacktop);
|
|
void cache_as_ram_new_stack(void);
|
|
|
|
#if IS_ENABLED(CONFIG_CPU_AMD_AGESA) || IS_ENABLED(CONFIG_CPU_AMD_PI) || \
|
|
IS_ENABLED(CONFIG_SOC_AMD_PI)
|
|
void disable_cache_as_ram(void);
|
|
#endif
|
|
|
|
void asmlinkage early_all_cores(void);
|
|
|
|
void * asmlinkage romstage_main(unsigned long bist);
|
|
void asmlinkage romstage_after_car(void);
|
|
|
|
#endif
|