97b9d9ef24
TEST=boot from SPI-NOR and UART works fine. Change-Id: I279b3d2da8a30b38686005212f6c019a9a646874 Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52259 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
16 lines
262 B
C
16 lines
262 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <bootmode.h>
|
|
#include <boot/coreboot_tables.h>
|
|
|
|
void fill_lb_gpios(struct lb_gpios *gpios)
|
|
{
|
|
|
|
}
|
|
|
|
int get_recovery_mode_switch(void)
|
|
{
|
|
/* TODO: use Chrome EC switches when EC support is added */
|
|
return 0;
|
|
}
|