a23e0c9d74
Switch to using Jasper Lake SoC code from soc/intel/jasperlake and stop referring from soc/intel/tigerlake. Addtionally mainboard changes are done to support build. BUG=b:150217037 TEST=Build and boot waddledoo. Build jasperlake_rvp and volteer board. Change-Id: I39f117bd66cb610a305bcdb8ea65332fd0ff4814 Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39825 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
51 lines
1.1 KiB
Plaintext
51 lines
1.1 KiB
Plaintext
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#include <arch/acpi.h>
|
|
#include <variant/ec.h>
|
|
#include <variant/gpio.h>
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x02, /* DSDT revision: ACPI v2.0 and up */
|
|
OEM_ID,
|
|
ACPI_TABLE_CREATOR,
|
|
0x20110725 /* OEM revision */
|
|
)
|
|
{
|
|
#include <soc/intel/jasperlake/acpi/platform.asl>
|
|
|
|
/* global NVS and variables */
|
|
#include <soc/intel/common/block/acpi/acpi/globalnvs.asl>
|
|
|
|
/* CPU */
|
|
#include <cpu/intel/common/acpi/cpu.asl>
|
|
|
|
Scope (\_SB) {
|
|
Device (PCI0)
|
|
{
|
|
#include <soc/intel/common/block/acpi/acpi/northbridge.asl>
|
|
#include <soc/intel/jasperlake/acpi/southbridge.asl>
|
|
}
|
|
}
|
|
|
|
/* Chrome OS specific */
|
|
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
|
|
|
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
|
|
|
/* Chrome OS Embedded Controller */
|
|
Scope (\_SB.PCI0.LPCB)
|
|
{
|
|
/* ACPI code for EC SuperIO functions */
|
|
#include <ec/google/chromeec/acpi/superio.asl>
|
|
/* ACPI code for EC functions */
|
|
#include <ec/google/chromeec/acpi/ec.asl>
|
|
}
|
|
}
|