a257efcfcc
Change-Id: I9cb63ff58900a39d7cd8e3da2b9a9a95c2a41a69 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/21484 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
256 lines
9.1 KiB
C
256 lines
9.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include "AGESA.h"
|
|
#include "amdlib.h"
|
|
#include "heapManager.h"
|
|
#include <PlatformMemoryConfiguration.h>
|
|
|
|
#include <northbridge/amd/agesa/state_machine.h>
|
|
|
|
|
|
/*
|
|
* Lane ID Mapping (from Fam15h BKDG: Table 45: Lane Id Mapping)
|
|
*
|
|
* Lane Id
|
|
* 0 P_UMI_[T,R]X[P,N]0 - southbridge link, connect via dev 8
|
|
* 1 P_UMI_[T,R]X[P,N]1 - southbridge link, connect via dev 8
|
|
* 2 P_UMI_[T,R]X[P,N]2 - southbridge link, connect via dev 8
|
|
* 3 P_UMI_[T,R]X[P,N]3 - southbridge link, connect via dev 8
|
|
* 4 P_GPP_[T,R]X[P,N]0 - may connect to PCI dev 4 - 7
|
|
* 5 P_GPP_[T,R]X[P,N]1 - may connect to PCI dev 4 - 7
|
|
* 6 P_GPP_[T,R]X[P,N]2 - may connect to PCI dev 4 - 7
|
|
* 7 P_GPP_[T,R]X[P,N]3 - may connect to PCI dev 4 - 7
|
|
* 8 P_GFX_[T,R]X[P,N]0 - may be used to form GFX slot or DDI
|
|
* 9 P_GFX_[T,R]X[P,N]1 - may be used to form GFX slot or DDI
|
|
* 10 P_GFX_[T,R]X[P,N]2 - may be used to form GFX slot or DDI
|
|
* 11 P_GFX_[T,R]X[P,N]3 - may be used to form GFX slot or DDI
|
|
* 12 P_GFX_[T,R]X[P,N]4 - may be used to form GFX slot or DDI
|
|
* 13 P_GFX_[T,R]X[P,N]5 - may be used to form GFX slot or DDI
|
|
* 14 P_GFX_[T,R]X[P,N]6 - may be used to form GFX slot or DDI
|
|
* 15 P_GFX_[T,R]X[P,N]7 - may be used to form GFX slot or DDI
|
|
* 16 P_GFX_[T,R]X[P,N]8 - may be used to form GFX slot or DDI
|
|
* 17 P_GFX_[T,R]X[P,N]9 - may be used to form GFX slot or DDI
|
|
* 18 P_GFX_[T,R]X[P,N]10 - may be used to form GFX slot or DDI
|
|
* 19 P_GFX_[T,R]X[P,N]11 - may be used to form GFX slot or DDI
|
|
* 20 P_GFX_[T,R]X[P,N]12 - may be used to form GFX slot or DDI
|
|
* 21 P_GFX_[T,R]X[P,N]13 - may be used to form GFX slot or DDI
|
|
* 22 P_GFX_[T,R]X[P,N]14 - may be used to form GFX slot or DDI
|
|
* 23 P_GFX_[T,R]X[P,N]15 - may be used to form GFX slot or DDI
|
|
* 24 DP0_TX[P,N]0 - rest is just for DDI (graphics outputs)
|
|
* 25 DP0_TX[P,N]1
|
|
* 26 DP0_TX[P,N]2
|
|
* 27 DP0_TX[P,N]3
|
|
* 28 DP1_TX[P,N]0
|
|
* 29 DP1_TX[P,N]1
|
|
* 30 DP1_TX[P,N]2
|
|
* 31 DP1_TX[P,N]3
|
|
* 32 DP2_TX[P,N]0
|
|
* 33 DP2_TX[P,N]1
|
|
* 34 DP2_TX[P,N]2
|
|
* 35 DP2_TX[P,N]3
|
|
* 36 DP2_TX[P,N]4
|
|
* 37 DP2_TX[P,N]5
|
|
* 38 DP2_TX[P,N]6
|
|
*/
|
|
|
|
static const PCIe_PORT_DESCRIPTOR PortList [] = {
|
|
/* PCIe port, Lanes 15:8, PCI Device Number 2, PCIE SLOT x8 */
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 15, 8),
|
|
PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 2, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported, AspmDisabled, 1)
|
|
},
|
|
/* PCIe port, Lanes 16:23, PCI Device Number 3, Disabled */
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PcieUnusedEngine, 16, 23),
|
|
PCIE_PORT_DATA_INITIALIZER (PortDisabled, ChannelTypeExt6db, 3, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported, AspmDisabled, 1)
|
|
},
|
|
|
|
/* PCIe port, Lanes 4, PCI Device Number 4, LAN */
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 4, 4),
|
|
PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 4, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported, AspmDisabled, 1)
|
|
},
|
|
|
|
/* PCIe port, Lanes 5, PCI Device Number 5, PCIE MINI0 */
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 5, 5),
|
|
PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 5, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported, AspmDisabled, 1)
|
|
},
|
|
|
|
/* PCIe port, Lanes 6, PCI Device Number 6, PCIE MINI1 */
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 6, 6),
|
|
PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 6, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported, AspmDisabled, 1)
|
|
},
|
|
|
|
/* PCIe port, Lanes 7, PCI Device Number 7, Disabled */
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 7, 7),
|
|
PCIE_PORT_DATA_INITIALIZER (PortDisabled, ChannelTypeExt6db, 7, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported, AspmDisabled, 1)
|
|
},
|
|
|
|
/* PCIe port, Lanes 0:3, PCI Device Number 8, Bridge to FCH */
|
|
{
|
|
DESCRIPTOR_TERMINATE_LIST,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 0, 3),
|
|
PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 8, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported, AspmDisabled, 0)
|
|
},
|
|
};
|
|
|
|
static const PCIe_DDI_DESCRIPTOR DdiList [] = {
|
|
// DP0 to HDMI0/DP0
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PcieDdiEngine, 24, 27),
|
|
PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux1, Hdp1)
|
|
},
|
|
// DP1 to HDMI1/DP1
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PcieDdiEngine, 28, 31),
|
|
PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux2, Hdp2)
|
|
},
|
|
// DP2 to MINI-DDI Card
|
|
{
|
|
DESCRIPTOR_TERMINATE_LIST,
|
|
PCIE_ENGINE_DATA_INITIALIZER (PcieDdiEngine, 32, 35),
|
|
PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux3, Hdp3)
|
|
},
|
|
};
|
|
|
|
static const PCIe_COMPLEX_DESCRIPTOR Trinity = {
|
|
DESCRIPTOR_TERMINATE_LIST,
|
|
0,
|
|
&PortList[0],
|
|
&DdiList[0]
|
|
};
|
|
|
|
void board_BeforeInitReset(struct sysinfo *cb, AMD_RESET_PARAMS *Reset)
|
|
{
|
|
FCH_RESET_INTERFACE *FchReset = &Reset->FchInterface;
|
|
FchReset->Xhci0Enable = FALSE;
|
|
FchReset->Xhci1Enable = FALSE;
|
|
}
|
|
|
|
/*---------------------------------------------------------------------------------------*/
|
|
/**
|
|
* OemCustomizeInitEarly
|
|
*
|
|
* Description:
|
|
* This stub function will call the host environment through the binary block
|
|
* interface (call-out port) to provide a user hook opportunity
|
|
*
|
|
* Parameters:
|
|
* @param[in] *InitEarly
|
|
*
|
|
* @retval VOID
|
|
*
|
|
**/
|
|
/*---------------------------------------------------------------------------------------*/
|
|
|
|
void board_BeforeInitEarly(struct sysinfo *cb, AMD_EARLY_PARAMS *InitEarly)
|
|
{
|
|
AGESA_STATUS Status;
|
|
VOID *TrinityPcieComplexListPtr;
|
|
VOID *TrinityPciePortPtr;
|
|
VOID *TrinityPcieDdiPtr;
|
|
|
|
ALLOCATE_HEAP_PARAMS AllocHeapParams;
|
|
|
|
// GNB PCIe topology Porting
|
|
|
|
//
|
|
// Allocate buffer for PCIe_COMPLEX_DESCRIPTOR , PCIe_PORT_DESCRIPTOR and PCIe_DDI_DESCRIPTOR
|
|
//
|
|
AllocHeapParams.RequestedBufferSize = sizeof(Trinity) + sizeof(PortList) + sizeof(DdiList);
|
|
|
|
AllocHeapParams.BufferHandle = AMD_MEM_MISC_HANDLES_START;
|
|
AllocHeapParams.Persist = HEAP_LOCAL_CACHE;
|
|
Status = HeapAllocateBuffer (&AllocHeapParams, &InitEarly->StdHeader);
|
|
ASSERT(Status == AGESA_SUCCESS);
|
|
|
|
TrinityPcieComplexListPtr = (PCIe_COMPLEX_DESCRIPTOR *) AllocHeapParams.BufferPtr;
|
|
|
|
AllocHeapParams.BufferPtr += sizeof(Trinity);
|
|
TrinityPciePortPtr = (PCIe_PORT_DESCRIPTOR *)AllocHeapParams.BufferPtr;
|
|
|
|
AllocHeapParams.BufferPtr += sizeof(PortList);
|
|
TrinityPcieDdiPtr = (PCIe_DDI_DESCRIPTOR *) AllocHeapParams.BufferPtr;
|
|
|
|
LibAmdMemFill (TrinityPcieComplexListPtr,
|
|
0,
|
|
sizeof(Trinity),
|
|
&InitEarly->StdHeader);
|
|
|
|
LibAmdMemFill (TrinityPciePortPtr,
|
|
0,
|
|
sizeof(PortList),
|
|
&InitEarly->StdHeader);
|
|
|
|
LibAmdMemFill (TrinityPcieDdiPtr,
|
|
0,
|
|
sizeof(DdiList),
|
|
&InitEarly->StdHeader);
|
|
|
|
LibAmdMemCopy (TrinityPcieComplexListPtr, &Trinity, sizeof(Trinity), &InitEarly->StdHeader);
|
|
LibAmdMemCopy (TrinityPciePortPtr, &PortList[0], sizeof(PortList), &InitEarly->StdHeader);
|
|
LibAmdMemCopy (TrinityPcieDdiPtr, &DdiList[0], sizeof(DdiList), &InitEarly->StdHeader);
|
|
|
|
((PCIe_COMPLEX_DESCRIPTOR*)TrinityPcieComplexListPtr)->PciePortList = (PCIe_PORT_DESCRIPTOR*)TrinityPciePortPtr;
|
|
((PCIe_COMPLEX_DESCRIPTOR*)TrinityPcieComplexListPtr)->DdiLinkList = (PCIe_DDI_DESCRIPTOR*)TrinityPcieDdiPtr;
|
|
|
|
InitEarly->GnbConfig.PcieComplexList = TrinityPcieComplexListPtr;
|
|
}
|
|
|
|
/*----------------------------------------------------------------------------------------
|
|
* CUSTOMER OVERIDES MEMORY TABLE
|
|
*----------------------------------------------------------------------------------------
|
|
*/
|
|
|
|
/*
|
|
* Platform Specific Overriding Table allows IBV/OEM to pass in platform information to AGESA
|
|
* (e.g. MemClk routing, the number of DIMM slots per channel,...). If PlatformSpecificTable
|
|
* is populated, AGESA will base its settings on the data from the table. Otherwise, it will
|
|
* use its default conservative settings.
|
|
*/
|
|
static CONST PSO_ENTRY ROMDATA PlatformMemoryTable[] = {
|
|
NUMBER_OF_DIMMS_SUPPORTED (ANY_SOCKET, ANY_CHANNEL, 1),
|
|
NUMBER_OF_CHANNELS_SUPPORTED (ANY_SOCKET, 2),
|
|
MEMCLK_DIS_MAP (ANY_SOCKET, ANY_CHANNEL, 0x01, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),
|
|
CKE_TRI_MAP (ANY_SOCKET, ANY_CHANNEL, 0x05, 0x0A),
|
|
ODT_TRI_MAP (ANY_SOCKET, ANY_CHANNEL, 0x01, 0x02, 0x00, 0x00),
|
|
CS_TRI_MAP (ANY_SOCKET, ANY_CHANNEL, 0x01, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),
|
|
|
|
PSO_END
|
|
};
|
|
|
|
void board_BeforeInitPost(struct sysinfo *cb, AMD_POST_PARAMS *InitPost)
|
|
{
|
|
InitPost->MemConfig.PlatformMemoryConfiguration = (PSO_ENTRY *)PlatformMemoryTable;
|
|
}
|
|
|
|
void board_BeforeInitMid(struct sysinfo *cb, AMD_MID_PARAMS *InitMid)
|
|
{
|
|
/* 0 iGpuVgaAdapter, 1 iGpuVgaNonAdapter; */
|
|
InitMid->GnbMidConfiguration.iGpuVgaMode = 0;
|
|
}
|