a5dc9f1be8
Change-Id: I3047badea8d4f61155f4e4f7d3d078426948162a Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/10228 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
90 lines
2.2 KiB
C
90 lines
2.2 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008-2009 coresystems GmbH
|
|
* Copyright (C) 2014 Vladimir Serbinenko
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; version 2 of
|
|
* the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <pc80/mc146818rtc.h>
|
|
#include <delay.h>
|
|
#include <southbridge/intel/bd82x6x/nvs.h>
|
|
#include <southbridge/intel/bd82x6x/pch.h>
|
|
#include <southbridge/intel/bd82x6x/me.h>
|
|
#include <northbridge/intel/sandybridge/sandybridge.h>
|
|
#include <cpu/intel/model_206ax/model_206ax.h>
|
|
|
|
static void mainboard_smm_init(void)
|
|
{
|
|
printk(BIOS_DEBUG, "initializing SMI\n");
|
|
}
|
|
|
|
int mainboard_io_trap_handler(int smif)
|
|
{
|
|
static int smm_initialized;
|
|
|
|
if (!smm_initialized) {
|
|
mainboard_smm_init();
|
|
smm_initialized = 1;
|
|
}
|
|
|
|
/* On success, the IO Trap Handler returns 1
|
|
* On failure, the IO Trap Handler returns a value != 1 */
|
|
return 1;
|
|
}
|
|
|
|
static int mainboard_finalized = 0;
|
|
|
|
int mainboard_smi_apmc(u8 data)
|
|
{
|
|
u16 pmbase = pci_read_config16(PCI_DEV(0, 0x1f, 0), 0x40) & 0xfffc;
|
|
|
|
printk(BIOS_DEBUG, "%s: pmbase %04X, data %02X\n", __func__, pmbase,
|
|
data);
|
|
|
|
if (!pmbase)
|
|
return 0;
|
|
|
|
switch (data) {
|
|
case APM_CNT_ACPI_ENABLE:
|
|
break;
|
|
case APM_CNT_ACPI_DISABLE:
|
|
break;
|
|
case APM_CNT_FINALIZE:
|
|
printk(BIOS_DEBUG, "APMC: FINALIZE\n");
|
|
if (mainboard_finalized) {
|
|
printk(BIOS_DEBUG, "APMC#: Already finalized\n");
|
|
return 0;
|
|
}
|
|
|
|
intel_me_finalize_smm();
|
|
intel_pch_finalize_smm();
|
|
intel_sandybridge_finalize_smm();
|
|
intel_model_206ax_finalize_smm();
|
|
|
|
mainboard_finalized = 1;
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|