aac45febc7
S3 resume detection not implemented in romstage.c. Change-Id: I98277cb483825af2e6c5c8eefa4598b117613478 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/6028 Tested-by: build bot (Jenkins) Reviewed-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
39 lines
715 B
Plaintext
39 lines
715 B
Plaintext
if BOARD_EMULATION_QEMU_X86_I440FX
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select CPU_QEMU_X86
|
|
select SOUTHBRIDGE_INTEL_I82371EB
|
|
select CACHE_AS_RAM
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_PIRQ_TABLE
|
|
select HAVE_ACPI_TABLES
|
|
select BOARD_ROMSIZE_KB_256
|
|
select EARLY_CBMEM_INIT
|
|
select MAINBOARD_HAS_NATIVE_VGA_INIT
|
|
select MAINBOARD_DO_NATIVE_VGA_INIT
|
|
select MAINBOARD_HAS_NATIVE_VGA_INIT_TEXTMODECFG
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default emulation/qemu-i440fx
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "QEMU x86 i440fx/piix4"
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 6
|
|
|
|
config DCACHE_RAM_BASE
|
|
hex
|
|
default 0xd0000
|
|
|
|
config DCACHE_RAM_SIZE
|
|
hex
|
|
default 0x10000
|
|
|
|
|
|
endif # BOARD_EMULATION_QEMU_X86
|