This makes i82801ix use the common smm southbridge code to set up smm relocation and smi handler setup. This is needed in this change for the the smm relocation code relies on some southbridge functions provided in the common code. Some of the old code is kept for the Q35 qemu target. This also caches the TSEG region and therefore increases MTRR usage a little in some cases. Currently SMRR msr's are not set on model_1067x and model_6fx since this needs the MSRR enable bit and lock set in IA32_FEATURE_CONTROL. This will be handled properly in the subsequent parallel mp init patchset. Tested on Thinkpad X200: boots and going to and resuming from S3 still works fine. Change-Id: Ic80c65ea42fcf554ea5695772e8828d2f3b00b98 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/23419 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
48 lines
1.3 KiB
Plaintext
48 lines
1.3 KiB
Plaintext
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2008-2009 coresystems GmbH
|
|
## 2012 secunet security Networks AG
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
config SOUTHBRIDGE_INTEL_I82801IX
|
|
bool
|
|
select SOUTHBRIDGE_INTEL_COMMON
|
|
select SOUTHBRIDGE_INTEL_COMMON_SMBUS
|
|
select SOUTHBRIDGE_INTEL_COMMON_RCBA_PIRQ
|
|
select IOAPIC
|
|
select HAVE_USBDEBUG
|
|
select HAVE_HARD_RESET
|
|
select USE_WATCHDOG_ON_BOOT
|
|
select HAVE_SMI_HANDLER
|
|
select HAVE_USBDEBUG_OPTIONS
|
|
select SOUTHBRIDGE_INTEL_COMMON_GPIO
|
|
select SOUTHBRIDGE_INTEL_COMMON_SMM
|
|
select HAVE_INTEL_FIRMWARE if !BOARD_EMULATION_QEMU_X86_Q35
|
|
select ACPI_INTEL_HARDWARE_SLEEP_VALUES
|
|
|
|
if SOUTHBRIDGE_INTEL_I82801IX
|
|
|
|
config EHCI_BAR
|
|
hex
|
|
default 0xfef00000
|
|
|
|
config HPET_MIN_TICKS
|
|
hex
|
|
default 0x80
|
|
|
|
config BOOTBLOCK_SOUTHBRIDGE_INIT
|
|
string
|
|
default "southbridge/intel/i82801ix/bootblock.c"
|
|
|
|
endif
|