aba8fb1158
Let garbage-collection take care of stage_cache_external_region() when it is not needed and move implementation to a suitable file already building for needed stages. Change-Id: Ic32adcc62c7ee21bf38e2e4e5ece00524871b091 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34670 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
43 lines
1.1 KiB
Makefile
43 lines
1.1 KiB
Makefile
#
|
|
# This file is part of the coreboot project.
|
|
#
|
|
# Copyright (C) 2012 secunet Security Networks AG
|
|
#
|
|
# This program is free software; you can redistribute it and/or modify
|
|
# it under the terms of the GNU General Public License as published by
|
|
# the Free Software Foundation; version 2 of the License.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
|
|
ifeq ($(CONFIG_NORTHBRIDGE_INTEL_GM45),y)
|
|
|
|
romstage-y += early_init.c
|
|
romstage-y += early_reset.c
|
|
romstage-y += raminit.c
|
|
romstage-y += raminit_rcomp_calibration.c
|
|
romstage-y += raminit_receive_enable_calibration.c
|
|
romstage-y += raminit_read_write_training.c
|
|
romstage-y += pcie.c
|
|
romstage-y += thermal.c
|
|
romstage-y += igd.c
|
|
romstage-y += pm.c
|
|
romstage-y += ram_calc.c
|
|
romstage-y += iommu.c
|
|
romstage-y += romstage.c
|
|
|
|
ramstage-y += acpi.c
|
|
|
|
ramstage-y += ram_calc.c
|
|
ramstage-y += northbridge.c
|
|
ramstage-y += gma.c
|
|
|
|
smm-y += ../../../cpu/x86/lapic/apic_timer.c
|
|
|
|
postcar-y += ram_calc.c
|
|
|
|
endif
|