Fix baseaddr typecast to allow use in 32- and 64-bit systems BUG=None BRANCH=None TEST=Compiles successfully for rush Original-Change-Id: Ie5ded744d75a0ae4d1428d04ff2478bdfe54d146 Original-Signed-off-by: Furquan Shaikh <furquan@google.com> Original-Reviewed-on: https://chromium-review.googlesource.com/204424 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Original-Commit-Queue: Furquan Shaikh <furquan@chromium.org> Original-Tested-by: Furquan Shaikh <furquan@chromium.org> (cherry picked from commit b56814fe5fc7d3a2fdfb324d4baafb27a9d3ffd6) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Change-Id: Icedc1c819e39b92a0dd92e98f848e15b3039dfbe Reviewed-on: http://review.coreboot.org/8123 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
		
			
				
	
	
		
			114 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			114 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Copyright 2013 Google Inc.
 | 
						|
 *
 | 
						|
 * Redistribution and use in source and binary forms, with or without
 | 
						|
 * modification, are permitted provided that the following conditions
 | 
						|
 * are met:
 | 
						|
 * 1. Redistributions of source code must retain the above copyright
 | 
						|
 *    notice, this list of conditions and the following disclaimer.
 | 
						|
 * 2. Redistributions in binary form must reproduce the above copyright
 | 
						|
 *    notice, this list of conditions and the following disclaimer in the
 | 
						|
 *    documentation and/or other materials provided with the distribution.
 | 
						|
 * 3. The name of the author may not be used to endorse or promote products
 | 
						|
 *    derived from this software without specific prior written permission.
 | 
						|
 *
 | 
						|
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 | 
						|
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 | 
						|
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 | 
						|
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 | 
						|
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 | 
						|
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 | 
						|
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 | 
						|
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 | 
						|
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 | 
						|
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 | 
						|
 * SUCH DAMAGE.
 | 
						|
 */
 | 
						|
 | 
						|
#include <libpayload.h>
 | 
						|
#include <stdint.h>
 | 
						|
 | 
						|
struct tegra_uart {
 | 
						|
	union {
 | 
						|
		uint32_t thr; // Transmit holding register.
 | 
						|
		uint32_t rbr; // Receive buffer register.
 | 
						|
		uint32_t dll; // Divisor latch lsb.
 | 
						|
	};
 | 
						|
	union {
 | 
						|
		uint32_t ier; // Interrupt enable register.
 | 
						|
		uint32_t dlm; // Divisor latch msb.
 | 
						|
	};
 | 
						|
	union {
 | 
						|
		uint32_t iir; // Interrupt identification register.
 | 
						|
		uint32_t fcr; // FIFO control register.
 | 
						|
	};
 | 
						|
	uint32_t lcr; // Line control register.
 | 
						|
	uint32_t mcr; // Modem control register.
 | 
						|
	uint32_t lsr; // Line status register.
 | 
						|
	uint32_t msr; // Modem status register.
 | 
						|
} __attribute__ ((packed));
 | 
						|
 | 
						|
enum {
 | 
						|
	TEGRA_UART_LSR_DR = 0x1 << 0, // Data ready.
 | 
						|
	TEGRA_UART_LSR_OE = 0x1 << 1, // Overrun.
 | 
						|
	TEGRA_UART_LSR_PE = 0x1 << 2, // Parity error.
 | 
						|
	TEGRA_UART_LSR_FE = 0x1 << 3, // Framing error.
 | 
						|
	TEGRA_UART_LSR_BI = 0x1 << 4, // Break.
 | 
						|
	TEGRA_UART_LSR_THRE = 0x1 << 5, // Xmit holding register empty.
 | 
						|
	TEGRA_UART_LSR_TEMT = 0x1 << 6, // Xmitter empty.
 | 
						|
	TEGRA_UART_LSR_ERR = 0x1 << 7 // Error.
 | 
						|
};
 | 
						|
 | 
						|
static struct tegra_uart *uart_regs;
 | 
						|
 | 
						|
void serial_putchar(unsigned int c)
 | 
						|
{
 | 
						|
	while (!(readb(&uart_regs->lsr) & TEGRA_UART_LSR_THRE));
 | 
						|
	writeb(c, &uart_regs->thr);
 | 
						|
	if (c == '\n')
 | 
						|
		serial_putchar('\r');
 | 
						|
}
 | 
						|
 | 
						|
int serial_havechar(void)
 | 
						|
{
 | 
						|
	uint8_t lsr = readb(&uart_regs->lsr);
 | 
						|
	return (lsr & TEGRA_UART_LSR_DR) == TEGRA_UART_LSR_DR;
 | 
						|
}
 | 
						|
 | 
						|
int serial_getchar(void)
 | 
						|
{
 | 
						|
	while (!serial_havechar())
 | 
						|
	{;}
 | 
						|
 | 
						|
	return readb(&uart_regs->rbr);
 | 
						|
}
 | 
						|
 | 
						|
static struct console_output_driver tegra_serial_output =
 | 
						|
{
 | 
						|
	.putchar = &serial_putchar
 | 
						|
};
 | 
						|
 | 
						|
static struct console_input_driver tegra_serial_input =
 | 
						|
{
 | 
						|
	.havekey = &serial_havechar,
 | 
						|
	.getchar = &serial_getchar
 | 
						|
};
 | 
						|
 | 
						|
void serial_init(void)
 | 
						|
{
 | 
						|
	if (!lib_sysinfo.serial || !lib_sysinfo.serial->baseaddr)
 | 
						|
		return;
 | 
						|
 | 
						|
	uart_regs = (struct tegra_uart *)(uintptr_t)lib_sysinfo.serial->baseaddr;
 | 
						|
}
 | 
						|
 | 
						|
void serial_console_init(void)
 | 
						|
{
 | 
						|
	serial_init();
 | 
						|
 | 
						|
	if (uart_regs) {
 | 
						|
		console_add_output_driver(&tegra_serial_output);
 | 
						|
		console_add_input_driver(&tegra_serial_input);
 | 
						|
	}
 | 
						|
}
 |