8a2c904616
Replace the intelblocks/gpio.h, soc/gpio.h and soc/gpio_defs.h includes with the common gpio.h which includes soc/gpio.h which includes intelblocks/gpio.h which includes soc/gpio_defs.h. This patch also fixes alphabetic ordering of included headers. BUG=b:261778357 TEST=Able to build and boot. Signed-off-by: Dinesh Gehlot <digehlot@google.com> Change-Id: I349a2b24ecdee347548b5c7b292c5075e6150a19 Reviewed-on: https://review.coreboot.org/c/coreboot/+/72033 Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
23 lines
589 B
C
23 lines
589 B
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
#include <gpio.h>
|
|
#include <soc/soc_chip.h>
|
|
|
|
/*
|
|
* Routine to perform below operations:
|
|
* 1. SoC routine to fill GPIO PM mask and value for GPIO_MISCCFG register
|
|
* 2. Program GPIO PM configuration based on PM mask and value
|
|
*/
|
|
void soc_gpio_pm_configuration(void)
|
|
{
|
|
uint8_t value[TOTAL_GPIO_COMM];
|
|
const config_t *config = config_of_soc();
|
|
|
|
if (config->gpio_override_pm)
|
|
memcpy(value, config->gpio_pm, sizeof(value));
|
|
else
|
|
memset(value, MISCCFG_GPIO_PM_CONFIG_BITS, sizeof(value));
|
|
|
|
gpio_pm_configure(value, TOTAL_GPIO_COMM);
|
|
}
|