system76-coreboot

Files

Derek Basehore 8e1a99546b rockchip/rk3399: Change 933 DPLL to low jitter rate

This changes the 933 DPLL rate to 928 which has low jitter.

BRANCH=none
BUG=chrome-os-partner:57845
TEST=boot kevin and run
while true; do sleep 0.1; memtester 500K 1 > /dev/null; done
for several hours

Change-Id: I4d2a8871aaabe3b0a1a165c788af265c5f9e892c
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 54ebf8763bb8193c4b36a5e86f0c625b176d31a6
Original-Change-Id: Iaa12bf67527b6d0e809657c513b8d1c66af25174
Original-Signed-off-by: Derek Basehore <dbasehore@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/404550
Original-Reviewed-by: Douglas Anderson <dianders@chromium.org>
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Reviewed-on: https://review.coreboot.org/17379
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>

2016-11-17 17:59:22 +01:00

broadcom/cygnus

soc/broadcom/cygnus: Update DDR Kconfig

2016-11-17 17:57:09 +01:00

dmp/vortex86ex

src/soc: Capitalize CPU, ACPI, RAM and ROM

2016-07-31 19:27:53 +02:00

imgtec/pistachio

drivers/uart: Use uart_platform_refclk for all UART models

2016-05-09 18:45:44 +02:00

intel

soc/intel/apollolake: Enable and Lock AES feature register