b4953a93aa
As far as I can see this Kconfig option was used wrong ever since it
was added. According to the commit message of 107f72e (Re-declare
CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR), it was only necessary
to prevent overlapping with CAR.
Let's handle the potential overlap in C macros instead and get rid
of that option. Currently, it was only used by most FSP1.0 boards,
and only because the `fsp1_0/Kconfig` set it to CBFS_SIZE (WTF?).
Change-Id: I4d0096f14a9d343c2e646e48175fe2127198a822
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/26566
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
60 lines
1.4 KiB
Plaintext
60 lines
1.4 KiB
Plaintext
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2013-2014 Sage Electronic Engineering, LLC.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
if BOARD_SIEMENS_MC_TCU3
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select SOC_INTEL_FSP_BAYTRAIL
|
|
select BOARD_ROMSIZE_KB_16384
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_OPTION_TABLE
|
|
select ENABLE_BUILTIN_COM1
|
|
select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
|
|
select ENABLE_FSP_FAST_BOOT
|
|
select TSC_MONOTONIC_TIMER
|
|
select DRIVER_INTEL_I210
|
|
select SOC_INTEL_FSP_BAYTRAIL_MD
|
|
select USE_BLOBS
|
|
select CBFS_AUTOGEN_ATTRIBUTES
|
|
select USE_SIEMENS_HWILIB
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default "siemens/mc_tcu3"
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "MC_TCU3 (FSP)"
|
|
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 16
|
|
|
|
config CBFS_SIZE
|
|
hex
|
|
default 0x00e00000
|
|
|
|
config FSP_PACKAGE_DEFAULT
|
|
bool "Configure defaults for the Intel FSP package"
|
|
default n
|
|
|
|
config VGA_BIOS
|
|
bool
|
|
default y if FSP_PACKAGE_DEFAULT
|
|
|
|
endif # BOARD_SIEMENS_MC_TCU3
|