the information is already specified in cmos.layout. coreboot is changed to use that version instead. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Ronald G. Minnich <rminnich@gmai.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5313 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
49 lines
926 B
Plaintext
49 lines
926 B
Plaintext
config BOARD_INTEL_MTARVON
|
|
bool "3100 devkit (Mt. Arvon)"
|
|
select ARCH_X86
|
|
select CPU_INTEL_SOCKET_MPGA479M
|
|
select NORTHBRIDGE_INTEL_I3100
|
|
select SOUTHBRIDGE_INTEL_I3100
|
|
select SUPERIO_INTEL_I3100
|
|
select ROMCC
|
|
select HAVE_HARD_RESET
|
|
select HAVE_PIRQ_TABLE
|
|
select HAVE_MP_TABLE
|
|
select UDELAY_TSC
|
|
select BOARD_ROMSIZE_KB_2048
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default intel/mtarvon
|
|
depends on BOARD_INTEL_MTARVON
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "3100 devkit (Mt. Arvon)"
|
|
depends on BOARD_INTEL_MTARVON
|
|
|
|
config HAVE_OPTION_TABLE
|
|
bool
|
|
default n
|
|
depends on BOARD_INTEL_MTARVON
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 1
|
|
depends on BOARD_INTEL_MTARVON
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
|
|
hex
|
|
default 0x8086
|
|
depends on BOARD_INTEL_MTARVON
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
|
|
hex
|
|
default 0x2680
|
|
depends on BOARD_INTEL_MTARVON
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 4
|
|
depends on BOARD_INTEL_MTARVON
|