Update the FSP driver files from 1.0 to 1.1. Updates will occur manually to these files only for FSP 1.1 support. An fsp_x_y should be added in the future to support newer versions of the FSP specification. Please note that due to the interface with EDK2, these files make references to data structures and fields that use CamelCase. BRANCH=none BUG=None TEST=Build for Braswell or Skylake boards using FSP 1.1. Change-Id: I2914c047d786a3060075356783ac9758bc41f633 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: http://review.coreboot.org/10049 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
64 lines
1.9 KiB
Makefile
64 lines
1.9 KiB
Makefile
#
|
|
# This file is part of the coreboot project.
|
|
#
|
|
# Copyright (C) 2014 Sage Electronic Engineering, LLC.
|
|
# Copyright (C) 2015 Intel Corp.
|
|
#
|
|
# This program is free software; you can redistribute it and/or modify
|
|
# it under the terms of the GNU General Public License as published by
|
|
# the Free Software Foundation; version 2 of the License.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, write to the Free Software
|
|
# Foundation, Inc.
|
|
#
|
|
|
|
romstage-$(CONFIG_ENABLE_MRC_CACHE) += fastboot_cache.c
|
|
romstage-$(CONFIG_GOP_SUPPORT) += fsp_gop.c
|
|
romstage-y += fsp_util.c
|
|
romstage-y += hob.c
|
|
|
|
ramstage-$(CONFIG_ENABLE_MRC_CACHE) += fastboot_cache.c
|
|
ramstage-$(CONFIG_GOP_SUPPORT) += fsp_gop.c
|
|
ramstage-y += fsp_relocate.c
|
|
ramstage-y += fsp_util.c
|
|
ramstage-y += hob.c
|
|
|
|
CPPFLAGS_common += -Isrc/drivers/intel/fsp1_1
|
|
|
|
cpu_incs-$(CONFIG_USE_GENERIC_FSP_CAR_INC) += $(src)/drivers/intel/fsp1_1/cache_as_ram.inc
|
|
|
|
|
|
# Add the GOP Video BIOS Table to the cbfs image
|
|
cbfs-files-$(CONFIG_GOP_SUPPORT) += vbt.bin
|
|
vbt.bin-file := $(call strip_quotes,$(CONFIG_VBT_FILE))
|
|
vbt.bin-type := optionrom
|
|
|
|
|
|
# Add the FSP binary to the cbfs image
|
|
ifeq ($(CONFIG_HAVE_FSP_BIN),y)
|
|
cbfs-files-y += fsp.bin
|
|
fsp.bin-file := $(call strip_quotes,$(CONFIG_FSP_FILE))
|
|
fsp.bin-position := $(CONFIG_FSP_LOC)
|
|
fsp.bin-type := fsp
|
|
endif
|
|
|
|
|
|
# Create and add the MRC cache to the cbfs image
|
|
ifeq ($(CONFIG_ENABLE_MRC_CACHE_FILE),y)
|
|
$(obj)/mrc.cache:
|
|
dd if=/dev/zero count=1 \
|
|
bs=$(shell printf "%d" $(CONFIG_MRC_CACHE_SIZE) ) | \
|
|
tr '\000' '\377' > $@
|
|
|
|
cbfs-files-y += mrc.cache
|
|
mrc.cache-file := $(call strip_quotes,$(CONFIG_MRC_CACHE_FILE))
|
|
mrc.cache-position := $(CONFIG_MRC_CACHE_LOC)
|
|
mrc.cache-type := CBFS_TYPE_MRC_CACHE
|
|
endif
|