b9959e279c
Switch from lapic to tsc. Allows timestamps to be used in coreboot, as there's a reference clock available to calculate correct time units. Clean Kconfig, remove duplicated lapic code and include tsc dir for LGA1155 boards. Tested on Lenovo T430. Change-Id: I849ca2b3908116d9d22907039cd6e4464444b1d1 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/20044 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
39 lines
700 B
Plaintext
39 lines
700 B
Plaintext
config CPU_INTEL_MODEL_206AX
|
|
bool
|
|
|
|
config CPU_INTEL_MODEL_306AX
|
|
bool
|
|
|
|
if CPU_INTEL_MODEL_206AX || CPU_INTEL_MODEL_306AX
|
|
|
|
config CPU_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select ARCH_BOOTBLOCK_X86_32
|
|
select ARCH_VERSTAGE_X86_32
|
|
select ARCH_ROMSTAGE_X86_32
|
|
select ARCH_RAMSTAGE_X86_32
|
|
select SMP
|
|
select SSE2
|
|
select UDELAY_TSC
|
|
select TSC_CONSTANT_RATE
|
|
select TSC_MONOTONIC_TIMER
|
|
select SMM_TSEG
|
|
select SUPPORT_CPU_UCODE_IN_CBFS
|
|
#select AP_IN_SIPI_WAIT
|
|
select TSC_SYNC_MFENCE
|
|
select CPU_INTEL_COMMON
|
|
|
|
config BOOTBLOCK_CPU_INIT
|
|
string
|
|
default "cpu/intel/model_206ax/bootblock.c"
|
|
|
|
config XIP_ROM_SIZE
|
|
hex
|
|
default 0x20000 if USE_NATIVE_RAMINIT
|
|
|
|
config SMM_TSEG_SIZE
|
|
hex
|
|
default 0x800000
|
|
|
|
endif
|