ba92428514
The monotonic time now needs to be a first class citizen in Coreboot as it is a hard dependency of the drivers/spi flash command polling function. Change-Id: I4e43d2680bf84bc525138f71c2b813b0f6be5265 Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/6135 Tested-by: build bot (Jenkins) Reviewed-by: David Hendricks <dhendrix@chromium.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
104 lines
2.2 KiB
Plaintext
104 lines
2.2 KiB
Plaintext
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2013-2014 Sage Electronic Engineering, LLC.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
|
|
if BOARD_INTEL_BAYLEYBAY_FSP
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select SOC_INTEL_FSP_BAYTRAIL
|
|
select BOARD_ROMSIZE_KB_2048
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_OPTION_TABLE
|
|
select OVERRIDE_MRC_CACHE_LOC
|
|
select POST_IO
|
|
select INCLUDE_MICROCODE_IN_BUILD if FSP_PACKAGE_DEFAULT
|
|
select ENABLE_BUILTIN_COM1 if FSP_PACKAGE_DEFAULT
|
|
select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
|
|
select DEFAULT_CONSOLE_LOGLEVEL_7 if FSP_PACKAGE_DEFAULT
|
|
select TSC_MONOTONIC_TIMER
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default "intel/bayleybay_fsp"
|
|
|
|
config INCLUDE_ME
|
|
bool
|
|
default n
|
|
|
|
config LOCK_MANAGEMENT_ENGINE
|
|
bool
|
|
default n
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Bayley Bay CRB"
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 18
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 16
|
|
|
|
config CACHE_ROM_SIZE_OVERRIDE
|
|
hex
|
|
default 0x800000
|
|
|
|
config FSP_FILE
|
|
string
|
|
default "../intel/fsp/baytrail/BAYTRAIL_FSP.fd"
|
|
|
|
config MRC_CACHE_LOC_OVERRIDE
|
|
hex
|
|
default 0xfff80000
|
|
depends on ENABLE_FSP_FAST_BOOT
|
|
|
|
config CBFS_SIZE
|
|
hex
|
|
default 0x00200000
|
|
|
|
config DRIVERS_PS2_KEYBOARD
|
|
bool
|
|
default n
|
|
|
|
config CONSOLE_POST
|
|
bool
|
|
default y
|
|
|
|
config ENABLE_FSP_FAST_BOOT
|
|
bool
|
|
depends on HAVE_FSP_BIN
|
|
default y
|
|
|
|
config VIRTUAL_ROM_SIZE
|
|
hex
|
|
depends on ENABLE_FSP_FAST_BOOT
|
|
default 0x800000
|
|
|
|
config FSP_PACKAGE_DEFAULT
|
|
bool "Configure defaults for the Intel FSP package"
|
|
default n
|
|
|
|
config VGA_BIOS
|
|
bool
|
|
default y if FSP_PACKAGE_DEFAULT
|
|
|
|
endif # BOARD_INTEL_BAYLEYBAY_FSP
|