This change moves the I2C/SPI devices and configs which do not apply to all variants to override tree. Currently, there are just two variants. However, as we prepare to add more variants, these devices need to be moved out of the base devicetree. BUG=b:129728235 TEST=Verified that I2C/SPI devices are present in static.c for hatch and hatch_whl. Change-Id: I9426f6bf5f8514de5f1889e22e57105749fd92de Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32138 Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Shelley Chen <shchen@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
106 lines
2.2 KiB
Plaintext
106 lines
2.2 KiB
Plaintext
|
|
config BOARD_GOOGLE_BASEBOARD_HATCH
|
|
def_bool n
|
|
select BOARD_ROMSIZE_KB_32768
|
|
select DRIVERS_GENERIC_GPIO_KEYS
|
|
select DRIVERS_GENERIC_MAX98357A
|
|
select DRIVERS_I2C_GENERIC
|
|
select DRIVERS_I2C_HID
|
|
select DRIVERS_I2C_SX9310
|
|
select DRIVERS_SPI_ACPI
|
|
select DRIVERS_USB_ACPI
|
|
select EC_GOOGLE_CHROMEEC
|
|
select EC_GOOGLE_CHROMEEC_BOARDID
|
|
select EC_GOOGLE_CHROMEEC_LPC
|
|
select GOOGLE_SMBIOS_MAINBOARD_VERSION
|
|
select HAVE_ACPI_RESUME
|
|
select HAVE_ACPI_TABLES
|
|
select INTEL_LPSS_UART_FOR_CONSOLE
|
|
select MAINBOARD_HAS_CHROMEOS
|
|
select MAINBOARD_HAS_SPI_TPM_CR50
|
|
select MAINBOARD_HAS_TPM2
|
|
select MB_HAS_ACTIVE_HIGH_SD_PWR_ENABLE
|
|
select SYSTEM_TYPE_LAPTOP
|
|
|
|
if BOARD_GOOGLE_BASEBOARD_HATCH
|
|
|
|
config CHROMEOS
|
|
bool
|
|
default y
|
|
select EC_GOOGLE_CHROMEEC_SWITCHES
|
|
select GBB_FLAG_FORCE_DEV_SWITCH_ON
|
|
select GBB_FLAG_FORCE_DEV_BOOT_USB
|
|
select GBB_FLAG_FORCE_DEV_BOOT_LEGACY
|
|
select GBB_FLAG_FORCE_MANUAL_RECOVERY
|
|
select HAS_RECOVERY_MRC_CACHE
|
|
select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN
|
|
select VBOOT_LID_SWITCH
|
|
|
|
config DEVICETREE
|
|
string
|
|
default "variants/baseboard/devicetree.cb"
|
|
|
|
config DIMM_MAX
|
|
int
|
|
default 2
|
|
|
|
config DIMM_SPD_SIZE
|
|
int
|
|
default 512
|
|
|
|
config DRIVER_TPM_SPI_BUS
|
|
default 0x1
|
|
|
|
config UART_FOR_CONSOLE
|
|
default 0
|
|
|
|
config GBB_HWID
|
|
string
|
|
depends on CHROMEOS
|
|
default "HATCH TEST 1823" if BOARD_GOOGLE_HATCH
|
|
default "HATCH_WHL TEST 2374" if BOARD_GOOGLE_HATCH_WHL
|
|
default "KOHAKU TEST 1953" if BOARD_GOOGLE_HATCH_WHL
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default "google/hatch"
|
|
|
|
config MAINBOARD_FAMILY
|
|
string
|
|
default "Google_Hatch"
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Hatch" if BOARD_GOOGLE_HATCH
|
|
default "Hatch_whl" if BOARD_GOOGLE_HATCH_WHL
|
|
default "Kohaku" if BOARD_GOOGLE_KOHAKU
|
|
|
|
config MAINBOARD_VENDOR
|
|
string
|
|
default "Google"
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 8
|
|
|
|
config OVERRIDE_DEVICETREE
|
|
string
|
|
default "variants/$(CONFIG_VARIANT_DIR)/overridetree.cb"
|
|
|
|
config TPM_TIS_ACPI_INTERRUPT
|
|
int
|
|
default 53 # GPE0_DW1_21 (GPP_C21)
|
|
|
|
config VARIANT_DIR
|
|
string
|
|
default "hatch" if BOARD_GOOGLE_HATCH
|
|
default "hatch_whl" if BOARD_GOOGLE_HATCH_WHL
|
|
default "kohaku" if BOARD_GOOGLE_KOHAKU
|
|
|
|
config VBOOT
|
|
select HAS_RECOVERY_MRC_CACHE
|
|
select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN
|
|
select VBOOT_LID_SWITCH
|
|
|
|
endif # BOARD_GOOGLE_BASEBOARD_HATCH
|