* Remove 2nd software stack in pc80 drivers directory. * Create TSPI interface for common usage. * Refactor TSS / TIS code base. * Add vendor tss (Cr50) directory. * Change kconfig options for TPM to TPM1. * Add user / board configuration with: * MAINBOARD_HAS_*_TPM # * BUS driver * MAINBOARD_HAS_TPM1 or MAINBOARD_HAS_TPM2 * Add kconfig TPM user selection (e.g. pluggable TPMs) * Fix existing headers and function calls. * Fix vboot for interface usage and antirollback mode. Change-Id: I7ec277e82a3c20c62a0548a1a2b013e6ce8f5b3f Signed-off-by: Philipp Deppenwiese <zaolin@das-labor.org> Reviewed-on: https://review.coreboot.org/24903 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
83 lines
2.0 KiB
Plaintext
83 lines
2.0 KiB
Plaintext
if BOARD_INTEL_KBLRVP3 || BOARD_INTEL_KBLRVP7 || BOARD_INTEL_KBLRVP8
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select BOARD_ROMSIZE_KB_16384
|
|
select EC_ACPI
|
|
select HAVE_ACPI_RESUME
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_SMI_HANDLER
|
|
select SOC_INTEL_COMMON_BLOCK_HDA if BOARD_INTEL_KBLRVP3 || BOARD_INTEL_KBLRVP7
|
|
select SOC_INTEL_SKYLAKE
|
|
select SKYLAKE_SOC_PCH_H if BOARD_INTEL_KBLRVP8
|
|
select MAINBOARD_USES_FSP2_0
|
|
select MAINBOARD_HAS_CHROMEOS
|
|
select GENERIC_SPD_BIN
|
|
select MAINBOARD_HAS_LPC_TPM
|
|
|
|
config VBOOT
|
|
select VBOOT_LID_SWITCH
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 18
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default "intel/kblrvp"
|
|
|
|
config VARIANT_DIR
|
|
string
|
|
default "rvp3" if BOARD_INTEL_KBLRVP3
|
|
default "rvp7" if BOARD_INTEL_KBLRVP7
|
|
default "rvp8" if BOARD_INTEL_KBLRVP8
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Kblrvp"
|
|
|
|
config MAINBOARD_FAMILY
|
|
string
|
|
default "Intel_Kblrvp"
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 8
|
|
|
|
config TPM_PIRQ
|
|
hex
|
|
default 0x18 # GPP_E0_IRQ
|
|
|
|
config GBB_HWID
|
|
string
|
|
depends on CHROMEOS
|
|
default "KBLRVP TEST 8819"
|
|
|
|
config DEVICETREE
|
|
string
|
|
default "variants/$(CONFIG_VARIANT_DIR)/devicetree.cb"
|
|
|
|
config IFD_BIN_PATH
|
|
string
|
|
depends on HAVE_IFD_BIN
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/descriptor.rvp3.bin" if BOARD_INTEL_KBLRVP3
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/descriptor.rvp7.bin" if BOARD_INTEL_KBLRVP7
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/descriptor.rvp8.bin" if BOARD_INTEL_KBLRVP8
|
|
|
|
config ME_BIN_PATH
|
|
string
|
|
depends on HAVE_ME_BIN
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/me.rvp3.bin" if BOARD_INTEL_KBLRVP3
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/me.rvp7.bin" if BOARD_INTEL_KBLRVP7
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/me.rvp8.bin" if BOARD_INTEL_KBLRVP8
|
|
|
|
config PRERAM_CBMEM_CONSOLE_SIZE
|
|
hex
|
|
default 0xd00
|
|
|
|
config DIMM_SPD_SIZE
|
|
int
|
|
default 512 if BOARD_INTEL_KBLRVP8 #DDR4
|
|
endif
|