c196246f75
Only amd/picasso and amd/stoneyridge have reference to PCNT and that could be replaced with acpigen. Remove the PCNT name from GNVS OperationRegion elsewhere. Change-Id: I7dd45a840b3585fd24c31fd923b991c34ab4d783 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49272 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
88 lines
2.5 KiB
Plaintext
88 lines
2.5 KiB
Plaintext
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/* Global Variables */
|
|
|
|
Name (\PICM, 0) // IOAPIC/8259
|
|
|
|
/*
|
|
* Global ACPI memory region. This region is used for passing information
|
|
* between coreboot (aka "the system bios"), ACPI, and the SMI handler.
|
|
* Since we don't know where this will end up in memory at ACPI compile time,
|
|
* we have to fix it up in coreboot's ACPI creation phase.
|
|
*/
|
|
|
|
External (NVSA)
|
|
|
|
OperationRegion (GNVS, SystemMemory, NVSA, 0x1000)
|
|
Field (GNVS, ByteAcc, NoLock, Preserve)
|
|
{
|
|
/* Miscellaneous */
|
|
OSYS, 16, // 0x00 - Operating System
|
|
SMIF, 8, // 0x02 - SMI function
|
|
PRM0, 8, // 0x03 - SMI function parameter
|
|
PRM1, 8, // 0x04 - SMI function parameter
|
|
SCIF, 8, // 0x05 - SCI function
|
|
PRM2, 8, // 0x06 - SCI function parameter
|
|
PRM3, 8, // 0x07 - SCI function parameter
|
|
LCKF, 8, // 0x08 - Global Lock function for EC
|
|
PRM4, 8, // 0x09 - Lock function parameter
|
|
PRM5, 8, // 0x0a - Lock function parameter
|
|
, 8, // 0x0b - Processor Count
|
|
PPCM, 8, // 0x0c - Max PPC State
|
|
TMPS, 8, // 0x0d - Temperature Sensor ID
|
|
TLVL, 8, // 0x0e - Throttle Level Limit
|
|
FLVL, 8, // 0x0f - Current FAN Level
|
|
TCRT, 8, // 0x10 - Critical Threshold
|
|
TPSV, 8, // 0x11 - Passive Threshold
|
|
TMAX, 8, // 0x12 - CPU Tj_max
|
|
S5U0, 8, // 0x13 - Enable USB in S5
|
|
S3U0, 8, // 0x14 - Enable USB in S3
|
|
S33G, 8, // 0x15 - Enable 3G in S3
|
|
LIDS, 8, // 0x16 - LID State
|
|
PWRS, 8, // 0x17 - AC Power State
|
|
CMEM, 32, // 0x18 - 0x1b - CBMEM TOC
|
|
CBMC, 32, // 0x1c - 0x1f - coreboot Memory Console
|
|
PM1I, 64, // 0x20 - 0x27 - PM1 wake status bit
|
|
GPEI, 64, // 0x28 - 0x2f - GPE wake status bit
|
|
DPTE, 8, // 0x30 - Enable DPTF
|
|
NHLA, 64, // 0x31 - NHLT Address
|
|
NHLL, 32, // 0x39 - NHLT Length
|
|
CID1, 16, // 0x3d - Wifi Country Identifier
|
|
U2WE, 16, // 0x3f - USB2 Wake Enable Bitmap
|
|
U3WE, 8, // 0x41 - USB3 Wake Enable Bitmap
|
|
UIOR, 8, // 0x42 - UART debug controller init on S3 resume
|
|
EPCS, 8, // 0x43 - SGX Enabled status
|
|
EMNA, 64, // 0x44 - 0x4B EPC base address
|
|
ELNG, 64, // 0x4C - 0x53 EPC Length
|
|
A4GB, 64, // 0x54 - 0x5B Base of above 4GB MMIO Resource
|
|
A4GS, 64, // 0x5C - 0x63 Length of above 4GB MMIO Resource
|
|
|
|
/* ChromeOS specific */
|
|
Offset (0x100),
|
|
#include <vendorcode/google/chromeos/acpi/gnvs.asl>
|
|
}
|
|
|
|
/* Set flag to enable USB charging in S3 */
|
|
Method (S3UE)
|
|
{
|
|
Store (One, \S3U0)
|
|
}
|
|
|
|
/* Set flag to disable USB charging in S3 */
|
|
Method (S3UD)
|
|
{
|
|
Store (Zero, \S3U0)
|
|
}
|
|
|
|
/* Set flag to enable USB charging in S5 */
|
|
Method (S5UE)
|
|
{
|
|
Store (One, \S5U0)
|
|
}
|
|
|
|
/* Set flag to disable USB charging in S5 */
|
|
Method (S5UD)
|
|
{
|
|
Store (Zero, \S5U0)
|
|
}
|