c700829cd3
These were OEM configurations hidden inside a header file, notation was already dropped for f15tb and f16kb. Change-Id: Id64fa861fd516e9f7cae9eba9b8145e033fe9bdd Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/21650 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Marc Jones <marc@marcjonesconsulting.com>
117 lines
4.3 KiB
C
117 lines
4.3 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
|
* Copyright (C) 2013 Sage Electronic Engineering, LLC
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include "AGESA.h"
|
|
#include <PlatformMemoryConfiguration.h>
|
|
|
|
#include <northbridge/amd/agesa/state_machine.h>
|
|
|
|
static const PCIe_PORT_DESCRIPTOR PortList[] = {
|
|
// Initialize Port descriptor (PCIe port, Lanes 4, PCI Device Number 4, ...)
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER(PciePortEngine, 4, 4),
|
|
PCIE_PORT_DATA_INITIALIZER(PortEnabled, ChannelTypeExt6db, 4, HotplugDisabled, PcieGen2, PcieGen2, AspmL0sL1, 4)
|
|
},
|
|
// Initialize Port descriptor (PCIe port, Lanes 5, PCI Device Number 5, ...)
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER(PciePortEngine, 5, 5),
|
|
PCIE_PORT_DATA_INITIALIZER(PortEnabled, ChannelTypeExt6db, 5, HotplugDisabled, PcieGen2, PcieGen2, AspmL0sL1, 5)
|
|
},
|
|
// Initialize Port descriptor (PCIe port, Lanes 6, PCI Device Number 6, ...)
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER(PciePortEngine, 6, 6),
|
|
PCIE_PORT_DATA_INITIALIZER(PortEnabled, ChannelTypeExt6db, 6, HotplugDisabled, PcieGen2, PcieGen2, AspmL0sL1, 6)
|
|
},
|
|
// Initialize Port descriptor (PCIe port, Lanes 7, PCI Device Number 7, ...)
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER(PciePortEngine, 7, 7),
|
|
PCIE_PORT_DATA_INITIALIZER(PortEnabled, ChannelTypeExt6db, 7, HotplugDisabled, PcieGen2, PcieGen2, AspmL0sL1, 7)
|
|
},
|
|
// Initialize Port descriptor (PCIe port, Lanes 8, PCI Device Number 8, ...)
|
|
{
|
|
DESCRIPTOR_TERMINATE_LIST,
|
|
PCIE_ENGINE_DATA_INITIALIZER(PciePortEngine, 0, 3),
|
|
PCIE_PORT_DATA_INITIALIZER(PortEnabled, ChannelTypeExt6db, 8, HotplugDisabled, PcieGen2, PcieGen2, AspmL0sL1, 0)
|
|
}
|
|
};
|
|
|
|
static const PCIe_DDI_DESCRIPTOR DdiList[] = {
|
|
// Initialize Ddi descriptor (DDI interface Lanes 8:11, DdA, ...)
|
|
{
|
|
0,
|
|
PCIE_ENGINE_DATA_INITIALIZER(PcieDdiEngine, 8, 11),
|
|
//PCIE_DDI_DATA_INITIALIZER(ConnectorTypeDP, Aux1, Hdp1)
|
|
{ConnectorTypeDP, Aux1, Hdp1}
|
|
},
|
|
// Initialize Ddi descriptor (DDI interface Lanes 12:15, DdB, ...)
|
|
{
|
|
DESCRIPTOR_TERMINATE_LIST,
|
|
PCIE_ENGINE_DATA_INITIALIZER(PcieDdiEngine, 12, 15),
|
|
//PCIE_DDI_DATA_INITIALIZER(ConnectorTypeDP, Aux2, Hdp2)
|
|
{ConnectorTypeDP, Aux2, Hdp2}
|
|
}
|
|
};
|
|
|
|
static const PCIe_COMPLEX_DESCRIPTOR PcieComplex = {
|
|
.Flags = DESCRIPTOR_TERMINATE_LIST,
|
|
.SocketId = 0,
|
|
.PciePortList = PortList,
|
|
.DdiLinkList = DdiList,
|
|
};
|
|
|
|
void board_BeforeInitEarly(struct sysinfo *cb, AMD_EARLY_PARAMS *InitEarly)
|
|
{
|
|
InitEarly->GnbConfig.PcieComplexList = &PcieComplex;
|
|
InitEarly->GnbConfig.PsppPolicy = 0;
|
|
}
|
|
|
|
/*----------------------------------------------------------------------------------------
|
|
* CUSTOMER OVERIDES MEMORY TABLE
|
|
*----------------------------------------------------------------------------------------
|
|
*/
|
|
|
|
/*
|
|
* Platform Specific Overriding Table allows IBV/OEM to pass in platform information to AGESA
|
|
* (e.g. MemClk routing, the number of DIMM slots per channel,...). If PlatformSpecificTable
|
|
* is populated, AGESA will base its settings on the data from the table. Otherwise, it will
|
|
* use its default conservative settings.
|
|
*/
|
|
static CONST PSO_ENTRY ROMDATA PlatformMemoryTable[] = {
|
|
|
|
NUMBER_OF_DIMMS_SUPPORTED(ANY_SOCKET, ANY_CHANNEL, TWO_DIMM),
|
|
NUMBER_OF_CHANNELS_SUPPORTED(ANY_SOCKET, ONE_DIMM),
|
|
|
|
// Gizmos soldered down memory uses memory CLK0 and CLK1 on CS0
|
|
MEMCLK_DIS_MAP(ANY_SOCKET, ANY_CHANNEL, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),
|
|
|
|
// Gizmos soldered down memory requires different seeds
|
|
#define WLSEED 0x08
|
|
#define RXSEED 0x40
|
|
WRITE_LEVELING_SEED(ANY_SOCKET, ANY_CHANNEL, WLSEED, WLSEED, WLSEED, WLSEED, WLSEED, WLSEED, WLSEED, WLSEED, WLSEED),
|
|
HW_RXEN_SEED( ANY_SOCKET, ANY_CHANNEL, RXSEED, RXSEED, RXSEED, RXSEED, RXSEED, RXSEED, RXSEED, RXSEED, RXSEED),
|
|
|
|
PSO_END
|
|
};
|
|
|
|
void board_BeforeInitPost(struct sysinfo *cb, AMD_POST_PARAMS *InitPost)
|
|
{
|
|
InitPost->MemConfig.PlatformMemoryConfiguration = (PSO_ENTRY *)PlatformMemoryTable;
|
|
}
|