sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
c78c46d433eb6103c943dc8f7db9fa970643acce
system76-coreboot/src
History
Kyösti Mälkki c78c46d433 cpu/x86/lapic: Only deliver ExtINT to BSP 
ExtINT is related to external PIC mode i8259 interrupts,
they should be delivered to one CPU (BSP) only.

Change-Id: I78490d2cbe3d9f52e10ef2471508263fd6c146ba
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/42434
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Nico Huber <nico.h@gmx.de>
2021-10-17 02:45:01 +00:00
..
acpi
src/acpi to src/lib: Fix spelling errors
2021-10-05 18:06:39 +00:00
arch
arch/x86/smbios: Add generation of type 20 table
2021-10-15 00:18:40 +00:00
commonlib
src/acpi to src/lib: Fix spelling errors
2021-10-05 18:06:39 +00:00
console
src/acpi to src/lib: Fix spelling errors
2021-10-05 18:06:39 +00:00
cpu
cpu/x86/lapic: Only deliver ExtINT to BSP
2021-10-17 02:45:01 +00:00
device
src/acpi to src/lib: Fix spelling errors
2021-10-05 18:06:39 +00:00
drivers
drivers/pc80/tpm: Fix wrong debug message
2021-10-13 13:57:05 +00:00
ec
ec/google/chromeec: Register USB-C mux operations
2021-10-06 22:20:32 +00:00
include
Revert "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"
2021-10-15 13:00:32 +00:00
lib
lib/thread: Remove thread stack alignment requirement
2021-10-05 22:40:25 +00:00
mainboard
soc/amd/stoneyridge/include/iomap: rename I2C[ABCD]_BASE_ADDRESS defines
2021-10-16 17:55:47 +00:00
northbridge
nb/intel/haswell: Add HDAU ACPI device
2021-10-13 17:47:01 +00:00
security
Revert "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"
2021-10-15 13:00:32 +00:00
soc
soc/amd/stoneyridge/include/iomap: rename I2C[ABCD]_BASE_ADDRESS defines
2021-10-16 17:55:47 +00:00
southbridge
sb/intel/lynxpoint: Enable PCIe Clock PM and ASPM L1
2021-10-14 11:17:52 +00:00
superio
src/soc to src/superio: Fix spelling errors
2021-10-05 18:07:08 +00:00
vendorcode
vc/amd/fsp/cezanne: Add UPD fsp_owns_pcie_resets to FSP-M for Cezanne
2021-10-11 15:55:35 +00:00
Kconfig
lib/thread: Switch to using CPU_INFO_V2
2021-10-05 22:39:16 +00:00