cff071ab0e
files for targets without failover: src/config/nofailovercalculation.lb (64 kB XIP) src/config/nofailovercalculation128.lb (128 kB XIP) Targets with other XIP sizes were ignored. This patch moves XIP size back into mainboard code. Benefits from this patch: - src/config/nofailovercalculation128.lb is no longer needed - Targets with XIP sizes besides 64k and 128k benefit from refactoring - Conceptually, this makes the include files pure calculation files without settings. Abuild tested. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Patrick Georgi <patrick.georgi@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4348 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
126 lines
3.3 KiB
Plaintext
126 lines
3.3 KiB
Plaintext
## XIP_ROM_SIZE must be a power of 2.
|
|
default XIP_ROM_SIZE = 64 * 1024
|
|
include /config/nofailovercalculation.lb
|
|
|
|
##
|
|
## Set all of the defaults for an x86 architecture
|
|
##
|
|
|
|
arch i386 end
|
|
|
|
##
|
|
## Build the objects we have code for in this directory.
|
|
##
|
|
|
|
driver mainboard.o
|
|
|
|
if HAVE_PIRQ_TABLE object irq_tables.o end
|
|
#object reset.o
|
|
|
|
#compile cache_as_ram.c to auto.inc
|
|
makerule ./cache_as_ram_auto.inc
|
|
depends "$(MAINBOARD)/cache_as_ram_auto.c option_table.h"
|
|
action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(TOP)/src -I. -c -S $(MAINBOARD)/cache_as_ram_auto.c -o $@"
|
|
action "perl -e 's/\.rodata/.rom.data/g' -pi $@"
|
|
action "perl -e 's/\.text/.section .rom.text/g' -pi $@"
|
|
end
|
|
|
|
##
|
|
## Build our 16 bit and 32 bit coreboot entry code
|
|
##
|
|
mainboardinit cpu/x86/16bit/entry16.inc
|
|
mainboardinit cpu/x86/32bit/entry32.inc
|
|
ldscript /cpu/x86/16bit/entry16.lds
|
|
ldscript /cpu/x86/32bit/entry32.lds
|
|
|
|
##
|
|
## Build our reset vector (This is where coreboot is entered)
|
|
##
|
|
if USE_FALLBACK_IMAGE
|
|
mainboardinit cpu/x86/16bit/reset16.inc
|
|
ldscript /cpu/x86/16bit/reset16.lds
|
|
else
|
|
mainboardinit cpu/x86/32bit/reset32.inc
|
|
ldscript /cpu/x86/32bit/reset32.lds
|
|
end
|
|
|
|
### Should this be in the northbridge code?
|
|
mainboardinit arch/i386/lib/cpu_reset.inc
|
|
|
|
##
|
|
## Include an id string (For safe flashing)
|
|
##
|
|
mainboardinit arch/i386/lib/id.inc
|
|
ldscript /arch/i386/lib/id.lds
|
|
|
|
###
|
|
### This is the early phase of coreboot startup
|
|
### Things are delicate and we test to see if we should
|
|
### failover to another image.
|
|
###
|
|
if USE_FALLBACK_IMAGE
|
|
ldscript /arch/i386/lib/failover.lds
|
|
# mainboardinit ./failover.inc
|
|
end
|
|
|
|
###
|
|
### O.k. We aren't just an intermediary anymore!
|
|
###
|
|
|
|
##
|
|
## Setup RAM
|
|
##
|
|
mainboardinit cpu/x86/fpu/enable_fpu.inc
|
|
|
|
mainboardinit cpu/amd/model_lx/cache_as_ram.inc
|
|
mainboardinit ./cache_as_ram_auto.inc
|
|
|
|
##
|
|
## Include the secondary Configuration files
|
|
##
|
|
dir /pc80
|
|
config chip.h
|
|
|
|
chip northbridge/amd/lx
|
|
device pci_domain 0 on
|
|
device pci 1.0 on end # Northbridge
|
|
device pci 1.1 on end # Graphics
|
|
chip southbridge/amd/cs5536
|
|
# IRQ 12 and 1 unmasked, Keyboard and Mouse IRQs. OK
|
|
# SIRQ Mode = Active(Quiet) mode. Save power....
|
|
# Invert mask = IRQ 12 and 1 are active high. Keyboard and Mouse IRQs. OK
|
|
register "lpc_serirq_enable" = "0x00001002"
|
|
register "lpc_serirq_polarity" = "0x0000EFFD"
|
|
register "lpc_serirq_mode" = "1"
|
|
register "enable_gpio_int_route" = "0x0D0C0700"
|
|
register "enable_ide_nand_flash" = "0" # 0:ide mode, 1:flash
|
|
register "enable_USBP4_device" = "0" #0: host, 1:device
|
|
register "enable_USBP4_overcurrent" = "0" #0:off, xxxx:overcurrent setting CS5536 Data Book (pages 380-381)
|
|
register "com1_enable" = "0"
|
|
register "com1_address" = "0x2F8"
|
|
register "com1_irq" = "3"
|
|
register "com2_enable" = "1"
|
|
register "com2_address" = "0x3F8"
|
|
register "com2_irq" = "4"
|
|
register "unwanted_vpci[0]" = "0" # End of list has a zero
|
|
device pci b.0 on end # Slot 3
|
|
device pci c.0 on end # Slot 4
|
|
device pci d.0 on end # Slot 1
|
|
device pci e.0 on end # Slot 2
|
|
device pci f.0 on end # ISA Bridge
|
|
device pci f.2 on end # IDE Controller
|
|
device pci f.3 on end # Audio
|
|
device pci f.4 on end # OHCI
|
|
device pci f.5 on end # EHCI
|
|
end
|
|
end
|
|
# APIC cluster is late CPU init.
|
|
device apic_cluster 0 on
|
|
chip cpu/amd/model_lx
|
|
device apic 0 on end
|
|
end
|
|
end
|
|
|
|
end
|
|
|