* Remove FSP Sandy/Ivybrige which are unused. * Open Source implementation isn't final but good enough to replace FSP version. * For new ports use NORTHBRIDGE_INTEL_IVYBRIDGE and NORTHBRIDGE_INTEL_SANDYBRIDGE Change-Id: I7b6bc4bfdd0481c8fe5b2b3d8f8b2eb9aa3c3b9e Signed-off-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com> Reviewed-on: https://review.coreboot.org/29402 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
51 lines
1.2 KiB
Plaintext
51 lines
1.2 KiB
Plaintext
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2013 Sage Electronic Engineering, LLC.
|
|
## Copyright (C) 2018 Intel Corp.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
config FSP_VENDORCODE_HEADER_PATH
|
|
string
|
|
default "fsp1_0/baytrail" if SOC_INTEL_FSP_BAYTRAIL
|
|
default "fsp1_0/broadwell_de" if SOC_INTEL_FSP_BROADWELL_DE
|
|
default "fsp1_0/rangeley" if CPU_INTEL_FSP_MODEL_406DX
|
|
|
|
config UEFI_2_4_BINDING
|
|
def_bool n
|
|
|
|
config UDK_2015_BINDING
|
|
def_bool n
|
|
|
|
config UDK_2017_BINDING
|
|
def_bool n
|
|
|
|
config UDK_2013_VERSION
|
|
int
|
|
default 2013
|
|
|
|
config UDK_2015_VERSION
|
|
int
|
|
default 2015
|
|
|
|
config UDK_2017_VERSION
|
|
int
|
|
default 2017
|
|
|
|
config UDK_VERSION
|
|
int
|
|
default UDK_2017_VERSION if UDK_2017_BINDING
|
|
default UDK_2015_VERSION if UDK_2015_BINDING
|
|
default UDK_2013_VERSION
|
|
help
|
|
UEFI Development Kit version for Platform
|