Files
system76-coreboot/src
Jeremy Soller d87fb53d73 soc/intel/mtl: Fill in SPD data on both channels of DDR5 memory
Apply CB:75284 to Meteor Lake.

CB:52731 introduced support for reading SPD from the EEPROM via SMBus.
Replace the now unneeded workaround for DDR5 with filling in the correct
channels for DDR5.

Change-Id: I600d8fd480cb84d5dcb679e4f0bdeeaaebfab386
Signed-off-by: Jeremy Soller <jeremy@system76.com>
Signed-off-by: Tim Crawford <tcrawford@system76.com>
2024-05-31 19:23:57 -06:00
..
2024-05-29 10:33:54 +00:00
2024-05-29 10:34:08 +00:00
2024-05-29 10:34:08 +00:00
2024-05-29 10:33:54 +00:00
2024-05-29 10:34:08 +00:00
2024-05-29 10:33:54 +00:00