d8fb362ea0
Fix the following errors and warning detected by checkpatch.pl:
ERROR: space required before the open parenthesis '('
ERROR: space prohibited before that close parenthesis ')'
ERROR: return is not a function, parentheses are not required
WARNING: space prohibited between function name and open parenthesis '('
TEST=Build for reef
Change-Id: I31f854adf3269ba6f77c4044fb3748bb1957841c
Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com>
Reviewed-on: https://review.coreboot.org/18725
Tested-by: build bot (Jenkins)
Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Reviewed-by: Martin Roth <martinroth@google.com>
108 lines
2.8 KiB
C
108 lines
2.8 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2016 Google Inc.
|
|
* Copyright (C) 2016 Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <bootstate.h>
|
|
#include <cbmem.h>
|
|
#include <console/console.h>
|
|
#include <elog.h>
|
|
#include <soc/pm.h>
|
|
#include <soc/pci_devs.h>
|
|
#include <stdint.h>
|
|
|
|
static void pch_log_gpio_gpe(u32 gpe0_sts, u32 gpe0_en, int start)
|
|
{
|
|
int i;
|
|
|
|
gpe0_sts &= gpe0_en;
|
|
|
|
for (i = 0; i <= 31; i++) {
|
|
if (gpe0_sts & (1 << i))
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_GPIO, i + start);
|
|
}
|
|
}
|
|
|
|
static void pch_log_wake_source(struct chipset_power_state *ps)
|
|
{
|
|
/* Power Button */
|
|
if (ps->pm1_sts & PWRBTN_STS)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_PWRBTN, 0);
|
|
|
|
/* RTC */
|
|
if (ps->pm1_sts & RTC_STS)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_RTC, 0);
|
|
|
|
/* PCI Express (TODO: determine wake device) */
|
|
if (ps->pm1_sts & PCIEXPWAK_STS)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_PCIE, 0);
|
|
|
|
/* PME */
|
|
if (ps->gpe0_sts[GPE0_A] & CSE_PME_STS)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_PME, 0);
|
|
|
|
/* SMBUS Wake */
|
|
if (ps->gpe0_sts[GPE0_A] & SMB_WAK_STS)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_SMBUS, 0);
|
|
|
|
/* ACPI Wake Event - Always Log prev_sleep_state*/
|
|
elog_add_event_byte(ELOG_TYPE_ACPI_WAKE, ps->prev_sleep_state);
|
|
|
|
/* Log GPIO events in set A-D */
|
|
pch_log_gpio_gpe(ps->gpe0_sts[GPE0_A], ps->gpe0_en[GPE0_A], 0);
|
|
pch_log_gpio_gpe(ps->gpe0_sts[GPE0_B], ps->gpe0_en[GPE0_B], 32);
|
|
pch_log_gpio_gpe(ps->gpe0_sts[GPE0_C], ps->gpe0_en[GPE0_C], 64);
|
|
pch_log_gpio_gpe(ps->gpe0_sts[GPE0_D], ps->gpe0_en[GPE0_D], 96);
|
|
}
|
|
|
|
static void pch_log_power_and_resets(struct chipset_power_state *ps)
|
|
{
|
|
/* RTC Reset */
|
|
if (ps->gen_pmcon1 & RPS)
|
|
elog_add_event(ELOG_TYPE_RTC_RESET);
|
|
|
|
/* System Reset */
|
|
if (ps->gen_pmcon1 & SRS)
|
|
elog_add_event(ELOG_TYPE_SYSTEM_RESET);
|
|
|
|
/* TCO Timeout */
|
|
if (ps->prev_sleep_state != ACPI_S3 &&
|
|
ps->tco_sts & TCO_TIMEOUT)
|
|
elog_add_event(ELOG_TYPE_TCO_RESET);
|
|
|
|
/* Power Button Override */
|
|
if (ps->pm1_sts & PRBTNOR_STS)
|
|
elog_add_event(ELOG_TYPE_POWER_BUTTON_OVERRIDE);
|
|
|
|
}
|
|
|
|
void pch_log_state(void)
|
|
{
|
|
struct chipset_power_state *ps = cbmem_find(CBMEM_ID_POWER_STATE);
|
|
|
|
if (ps == NULL) {
|
|
printk(BIOS_ERR,
|
|
"Not logging power state information. "
|
|
"Power state not found in cbmem.\n");
|
|
return;
|
|
}
|
|
|
|
/* Power and Reset */
|
|
pch_log_power_and_resets(ps);
|
|
|
|
/* Wake Sources */
|
|
if (ps->prev_sleep_state > ACPI_S0)
|
|
pch_log_wake_source(ps);
|
|
}
|