dd94fa93b4
The W83627DHG has some power managements bits to power down individual logical devices. These are called `* Power Down`. Counterintuitively and in contrast to `Immediate Power Down` (bit to power down the whole chip), these bits are set when the respective logical device is powered. Unfortunately, our ACPI code set them wrong which led to disabled devices after a S3 suspend/resume. Adding an option how to set the PM bits and setting them to zero for the W83627DHG, corrects it. Tested with kontron/ktqm77. Change-Id: I8a472d480d4277721bd17c9f7c2ce44fa84e8ae2 Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: http://review.coreboot.org/3590 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
137 lines
3.7 KiB
Plaintext
137 lines
3.7 KiB
Plaintext
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2011 Christoph Grenz <christophg+cb@grenz-bonn.de>
|
|
* Copyright (C) 2013 secunet Security Networks AG
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/* ========================== UART ========================== */
|
|
|
|
/*
|
|
* Generic setup for 16550A compatible UARTs.
|
|
*
|
|
* Controlled by the following preprocessor defines:
|
|
*
|
|
* SUPERIO_CHIP_NAME The name of the super i/o chip (unique, required)
|
|
* SUPERIO_UART_LDN The logical device number on the super i/o
|
|
* chip for this UART (required)
|
|
* SUPERIO_UART_DDN A string literal that identifies the dos device
|
|
* name (DDN) of this uart (e.g. "COM1", optional)
|
|
* SUPERIO_UART_PM_REG Identifier of a 1-bit register to power down
|
|
* the UART (optional)
|
|
* SUPERIO_UART_PM_VAL The value for SUPERIO_UART_PM_REG to power the logical
|
|
* device down (required if SUPERIO_UART_PM_REG is defined)
|
|
* SUPERIO_UART_PM_LDN The logical device number to access the PM_REG
|
|
* bit (required if SUPERIO_UART_PM_REG is defined)
|
|
*/
|
|
|
|
#include "pnp.asl"
|
|
|
|
#ifndef SUPERIO_CHIP_NAME
|
|
# error "SUPERIO_CHIP_NAME is not defined."
|
|
#endif
|
|
|
|
#ifndef SUPERIO_UART_LDN
|
|
# error "SUPERIO_UART_LDN is not defined."
|
|
#endif
|
|
|
|
Device (SUPERIO_ID(SER, SUPERIO_UART_LDN)) {
|
|
Name (_HID, EisaId ("PNP0501"))
|
|
Name (_UID, SUPERIO_UID(SER, SUPERIO_UART_LDN))
|
|
#ifdef SUPERIO_UART_DDN
|
|
Name (_DDN, SUPERIO_UART_DDN)
|
|
#endif
|
|
|
|
Method (_STA)
|
|
{
|
|
PNP_GENERIC_STA(SUPERIO_UART_LDN)
|
|
}
|
|
|
|
Method (_DIS)
|
|
{
|
|
PNP_GENERIC_DIS(SUPERIO_UART_LDN)
|
|
}
|
|
|
|
#ifdef SUPERIO_UART_PM_REG
|
|
Method (_PSC) {
|
|
PNP_GENERIC_PSC(SUPERIO_UART_PM_REG, SUPERIO_UART_PM_VAL, SUPERIO_UART_PM_LDN)
|
|
}
|
|
|
|
Method (_PS0) {
|
|
PNP_GENERIC_PS0(SUPERIO_UART_PM_REG, SUPERIO_UART_PM_VAL, SUPERIO_UART_PM_LDN)
|
|
}
|
|
|
|
Method (_PS1) {
|
|
PNP_GENERIC_PS1(SUPERIO_UART_PM_REG, SUPERIO_UART_PM_VAL, SUPERIO_UART_PM_LDN)
|
|
}
|
|
#else
|
|
Method (_PSC) {
|
|
PNP_DEFAULT_PSC
|
|
}
|
|
#endif
|
|
|
|
Method (_CRS)
|
|
{
|
|
Name (CRS, ResourceTemplate () {
|
|
IO (Decode16, 0x0000, 0x0000, 0x08, 0x08, IO0)
|
|
IRQNoFlags (IR0) {}
|
|
})
|
|
ENTER_CONFIG_MODE (SUPERIO_UART_LDN)
|
|
PNP_READ_IO(PNP_IO0, CRS, IO0)
|
|
PNP_READ_IRQ(PNP_IRQ0, CRS, IR0)
|
|
EXIT_CONFIG_MODE ()
|
|
Return (CRS)
|
|
}
|
|
|
|
Name (_PRS, ResourceTemplate ()
|
|
{
|
|
StartDependentFn (0,0) {
|
|
IO (Decode16, 0x03f8, 0x03f8, 0x08, 0x08)
|
|
IRQNoFlags () {3,4,5,7,9,10,11,12}
|
|
}
|
|
StartDependentFn (0,0) {
|
|
IO (Decode16, 0x02f8, 0x02f8, 0x08, 0x08)
|
|
IRQNoFlags () {3,4,5,7,9,10,11,12}
|
|
}
|
|
StartDependentFn (1,0) {
|
|
IO (Decode16, 0x03e8, 0x03e8, 0x08, 0x08)
|
|
IRQNoFlags () {3,4,5,7,9,10,11,12}
|
|
}
|
|
StartDependentFn (1,0) {
|
|
IO (Decode16, 0x02e8, 0x02e8, 0x08, 0x08)
|
|
IRQNoFlags () {3,4,5,7,9,10,11,12}
|
|
}
|
|
StartDependentFn (2,0) {
|
|
IO (Decode16, 0x0100, 0x0ff8, 0x08, 0x08)
|
|
IRQNoFlags () {3,4,5,7,9,10,11,12}
|
|
}
|
|
EndDependentFn()
|
|
})
|
|
|
|
Method (_SRS, 1, Serialized)
|
|
{
|
|
Name (TMPL, ResourceTemplate () {
|
|
IO (Decode16, 0x0000, 0x0000, 0x00, 0x00, IO0)
|
|
IRQNoFlags (IR0) {}
|
|
})
|
|
ENTER_CONFIG_MODE (SUPERIO_UART_LDN)
|
|
PNP_WRITE_IO(PNP_IO0, Arg0, IO0)
|
|
PNP_WRITE_IRQ(PNP_IRQ0, Arg0, IR0)
|
|
Store (One, PNP_DEVICE_ACTIVE)
|
|
EXIT_CONFIG_MODE ()
|
|
}
|
|
}
|