ddc3e42c22
Add the coreboot board files for samus - Based on Bolt - GPIO setup based on 0.91 schematic - Support both memory types - No HDA verb table for this platform - Some GPIO interrupts are shared and need to be passed to OS Change-Id: I8dbd7639456c631a0115b03a493d94b5e2361ab5 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/171694 Reviewed-by: Aaron Durbin <adurbin@chromium.org> (cherry picked from commit 249a74c628264e3d4ce754803ede31238404b4d5) Signed-off-by: Isaac Christensen <isaac.christensen@se-eng.com> Reviewed-on: http://review.coreboot.org/6775 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
17 lines
768 B
Plaintext
17 lines
768 B
Plaintext
92 11 0B 03 04 19 02 02 03 11 01 08 0A 00 FE 00
|
|
69 78 69 3C 69 11 18 81 20 08 3C 3C 01 40 83 05
|
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
|
00 00 00 00 00 00 00 00 00 00 00 00 0F 01 02 00
|
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
|
00 00 00 00 00 80 2C 00 00 00 00 00 00 00 AD 75
|
|
34 4B 54 46 32 35 36 36 34 48 5A 2D 31 47 36 45
|
|
31 20 45 31 80 2C 00 00 00 00 00 00 00 00 00 00
|
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
|
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
|
|
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
|
|
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
|
|
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
|
|
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
|